Jasper Design Automation’s Rajeev Ranjan Presents Paper On Behavioral Indexing at DesignCon 2009

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—January 28, 2009— Jasper Design Automation, provider of the most advanced formal technology solutions, today announced that its chief technology officer, Rajeev Ranjan, will present a paper at DesignCon 2009 discussing a promising new technology, Behavioral Indexing, for enabling efficient IP design reuse.

WHO:

Rajeev Ranjan is the Chief Technology Officer of Jasper Design Automation and is responsible for developing Jasper’s overall technology vision and driving the business value of formal technology. Prior to joining Jasper, Rajeev was CTO and VP of Engineering at Real Intent, where he led the development of their products and set the company’s technical direction. Before joining Real Intent, he was in the Advanced Technology Group at Synopsys, where he co-developed the prototype for Magellan, Synopsys’s formal-assisted simulation product. Rajeev has been active in the area of formal verification for more than 17 years, and has published numerous articles and holds a number of patents in the area of functional verification.
 

WHAT:

This session is part of DesignCon’s new IP Summit. The paper is entitled, “Toward Harnessing the True Potential of IP Reuse” and will feature a discussion on how Behavioral Indexing can be used to address the root problems of comprehension, modification, and re-verification of IP for efficient reuse.
 
“Behavioral Indexing will enable breakthroughs in design comprehension, reuse, and IP delivery, solving many business problems associated with IP, whether commercial or internally-developed,” stated Rajeev. “By leveraging this technology even earlier in the design flow, designs will be built to enable easy future design reuse and modification, truly harnessing the complete potential that design reuse has to offer for speeding highly innovative products to market.”
 

WHEN:

Tuesday, February 3rd, 11:05 am – 11:45 am
 

WHERE:

DesignCon 2009, Santa Clara Convention Center, Santa Clara California, Track 3: IP Re-Use and Integration.

For details visit: http://www.designcon.com/2009/attendees/schedule/3_ta_4.asp .


1 | 2  Next Page »

Rating:


Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy