Berkeley Design Automation Tackles Big Analog/RF Verification at EDSFair 2009

Santa Clara, Calif. - January 19, 2009 - Berkeley Design Automation, Inc., provider of Precision Circuit Analysis™ technology for advanced analog and RF integrated circuits, today announced that the company will be participating at the Electronic Design and Solution Fair 2009 (EDSFair2009).


WHO:
Berkeley Design Automation, Inc.

WHAT:
Conference Exhibit. Berkeley Design Automation will highlight how its Analog FastSPICE™ circuit simulator and Noise Analysis Option™ are solving big analog/RF verification problems that would be otherwise impractical or infeasible. WHERE: EDS Fair 2009 Booth #706. Pacifico Yokohama Exhibition Hall, 1-1-1 Minato Mirai, Nishi-ku, Yokohama 220-0012, Japan.

WHEN:
Thursday, January 22 & Friday, January 23, 2009, 10:00AM to 6:00PM (A seminar will be held at 10:30AM on Friday, 23 January 2009 - room DM2)


For more information about EDSFair2009, please visit http://www.edsfair.com/e/.

About Berkeley Design Automation
Berkeley Design Automation, Inc. is the recognized leader in advanced analog/RF verification. Its Precision Circuit Analysis technology combines the accuracy, performance, and capacity needed to verify GHz designs in nanometer-scale silicon. Berkeley Design Automation has received numerous awards including EDN Magazine's 2006 Innovation of the Year, the 2006 Red Herring 100 North America, and the 2007 Red Herring Global 100 Finalist. Founded in 2003, the company is funded by Woodside Fund, Bessemer Venture Partners, Panasonic Corporation (formerly Matsushita Electric Industrial Co. Ltd.), and NTT Corporation. For more information, see http://www.berkeley-da.com.

# # #


Analog FastSPICE, Noise Analysis Option, RF FastSPICE, PLL Noise Analyzer, WaveCrave, and Precision Circuit Analysis are trademarks and Berkeley Design is a registered trademark of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.

PR for Berkeley Design Automation - Cayenne Communication LLC
Michelle Clancy, 252-940-0981, Email Contact




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy