Solido Design Automation to Launch New Analog/Mixed-Signal Process Variation Design Solution at EDS Fair

SAN JOSE, Calif.—(BUSINESS WIRE)—January 19, 2009— At the Electronic Design and Solution Fair 2009 (EDSFair2009) in Yokohama, Japan, the week of January 19, 2009, Solido Design Automation, a leading developer of process variation solutions for transistor-level design of analog/mixed-signal, custom digital and memory integrated circuits, will be launching the industry’s first truly scalable and extensible solution for meeting design challenges created by process variation effects at nanometer feature sizes. The new solution will enable designers to eliminate design losses resulting from over- and under-design without sacrificing efficiency and productivity, and will allow them to expand their capabilities by plugging in applications that are created to solve specific variation problems, without the need for re-integration with the design environment. The company will unveil both the core solution and an initial package of applications that address statistical variation effects.

Who:

      Solido Design Automation

What:

Extensible process variation design solution announcement, demonstrations

When:

Thursday, January 22 - Friday, January 23, 2009

Where:

Electronic Design and Solution Fair 2009 (EDSFair2009)
Pacifico Yokohama (Exhibition Hall, Annex Hall)
1-1-1, Minato Mirai, Nishi-ku, Yokohama 220-0012
Booth 116

Solido will also be making brief overview presentations at 2:35 PM on Thursday, January 22, and at 4:00 PM on Friday, January 23, at the Special Presentation Stage.

About Solido Design Automation

Solido Design Automation Inc. provides process variation solutions for nanometer transistor-level designers of analog/mixed-signal, custom digital, and memory integrated circuits. The privately held company is venture capital funded and has offices in the U.S.A., Canada, Japan and Europe. For further information, visit www.solidodesign.com or call 306-382-4100.

1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise