Solido Design Automation to Launch New Analog/Mixed-Signal Process Variation Design Solution at EDS Fair

SAN JOSE, Calif.—(BUSINESS WIRE)—January 19, 2009— At the Electronic Design and Solution Fair 2009 (EDSFair2009) in Yokohama, Japan, the week of January 19, 2009, Solido Design Automation, a leading developer of process variation solutions for transistor-level design of analog/mixed-signal, custom digital and memory integrated circuits, will be launching the industry’s first truly scalable and extensible solution for meeting design challenges created by process variation effects at nanometer feature sizes. The new solution will enable designers to eliminate design losses resulting from over- and under-design without sacrificing efficiency and productivity, and will allow them to expand their capabilities by plugging in applications that are created to solve specific variation problems, without the need for re-integration with the design environment. The company will unveil both the core solution and an initial package of applications that address statistical variation effects.

Who:

      Solido Design Automation

What:

Extensible process variation design solution announcement, demonstrations

When:

Thursday, January 22 - Friday, January 23, 2009

Where:

Electronic Design and Solution Fair 2009 (EDSFair2009)
Pacifico Yokohama (Exhibition Hall, Annex Hall)
1-1-1, Minato Mirai, Nishi-ku, Yokohama 220-0012
Booth 116

Solido will also be making brief overview presentations at 2:35 PM on Thursday, January 22, and at 4:00 PM on Friday, January 23, at the Special Presentation Stage.

About Solido Design Automation

Solido Design Automation Inc. provides process variation solutions for nanometer transistor-level designers of analog/mixed-signal, custom digital, and memory integrated circuits. The privately held company is venture capital funded and has offices in the U.S.A., Canada, Japan and Europe. For further information, visit www.solidodesign.com or call 306-382-4100.

1 | 2  Next Page »



Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SoC Design Engineer for Intel at Santa Clara, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy