Synfora Presents Seminar to Aid SoC and FPGA Developers Design High-Performance Video Engines

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—December 4, 2008— Synfora Inc., the premier provider of algorithmic synthesis tools used to design SoCs and FPGAs, will conduct a seminar on the morning of Tuesday, December 9, 2008, to show SoC and FPGA developers of video IP how to reduce design and verification time while being able to explore alternative implementations that will let them decrease silicon area and power consumption.

 

The seminar will be conducted by a video expert who has assisted in the architecting and implementing of several leading-edge multi-standard video engines.

The seminar will be held at the Santa Clara Techmart Meeting Center from 10:00 AM to 12:00 PM, with lunch being provided from 12:00 to 1:00.

Who:

Synfora Inc.

What:

Technical seminar on using PICO Extreme tools to design high-performance video engines

When:

Tuesday, December 9, 2008
10:00 AM – 12:00 PM

Where:

Techmart Meeting Center
5201 Great America Parkway
Santa Clara CA 95054

Synfora’s PICO Extreme allows designers to rapidly create and verify such complex hardware sub-systems as video codecs, wireless modems and imaging pipelines from an untimed C source. This seminar will introduce the PICO verification tools and methodology and describe how they can be used to design a codec, provide other video system design examples, and include a Q&A session to help clarify any concerns or issues not otherwise covered.

Registration for the seminar is now open at http://www.synfora.com/seminar/index.html.

About Synfora Inc.

Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs) and FPGAs. Synfora's technology helps to reduce design costs, dramatically speed chip development, and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the integrated circuit (IC) design market. The company's investors are ATA Ventures, Foundation Capital, U.S. Venture Partners, Wafra, and Xilinx. For the latest information on Synfora, please visit http://www.synfora.com.

 



Contact:

Editorial Contact:
PR for Synfora
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact
or
Joe Fowler, 408-410-2451
Email Contact




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise