Si2’s Low Power Coalition Releases Power-Aware Design Flow and Power Reduction Documents

AUSTIN, Texas—(BUSINESS WIRE)—November 25, 2008— Silicon Integration Initiative (Si2) has released two documents on Power Aware Design Flows and Low Power Design Techniques developed by its Low Power Coalition (LPC). Both documents are available to the industry on the Si2 web site links as noted below.

The first document, “Si2 Power Aware Design Flows,” outlines a best practices approach adopted by much of the industry regarding Power Aware Design Flows and the points in the flow for power closure decisions. This information provides a description of the current state of the art in ESL algorithms and system models, RTL design and IP integration, as well as physical implementation and synthesis in regards to power-aware design flows.

The second document, “Si2 Power Reduction Stimulus and Low Power Design Techniques,” identifies and lists all known low power techniques used in minimizing power consumption in silicon and systems. The document is intended to drive the flow and format requirements and reach convergence in the areas of Pre and Post Silicon Design. All low power techniques are classified in five categories. Clock techniques are related to optimal usage of clocks. Activity control related techniques are different hooks to monitor and control activities. Voltage Techniques are related to control of operating voltage and power gating in the silicon and systems. Circuits and process are related to manufacturing processes and special circuit usage in silicon. Firmware techniques are related to software and hardware integrations in system design.

“These important documents highlight the valuable work the LPC is doing beyond the maintenance and expansion of the Common Power Format Si2 standard,” said Steve Schulz, president and CEO, Si2. “The commitment and support of the LPC working groups in producing these documents gives evidence to the relevance of the LPC and its critical mission.”

Following are links to each document:

Si2 Power Aware Design Flows: http://www.si2.org/?page=997

Si2 Power Reduction Stimulus and Low Power Design Techniques: http://www.si2.org/?page=996

The Low Power Coalition is an open industry group operating under the auspices of Si2. All interested parties are invited to join existing LPC members and participate. http://www.si2.org/?page=751

About the Low Power Coalition (LPC)

The Low-Power Coalition (LPC) is delivering enhanced capabilities in low-power Integrated Circuit (IC) design flows in particular relating to specifications of low-power design intent, architectural tradeoffs, logical/physical implementation, design verification and testability. Member companies are: Advanced Micro Devices (NYSE: AMD), ARM (Nasdaq: ARMHY), Atrenta, Azuro, Cadence Design Systems (Nasdaq: CDNS), Calypto Design Systems, ChipVision Design Systems, Entasys, Envis, Freescale Semiconductor, Global Unichip, IBM (NYSE: IBM), Intel (Nasdaq: INTC), LSI Corporation (NYSE: LSI), NXP Semiconductors, Sequence Design, and Virage Logic (Nasdaq: VIRL). The Low Power Coalition is an open industry group operating under the auspices of Si2. All interested parties are invited to join existing LPC members and participate. For further information on the Low Power Coalition, see http://www.si2.org/?page=726.

About Si2

Si2 is an organization of industry-leading semiconductor, systems, EDA, and manufacturing companies focused on improving the way integrated circuits are designed and manufactured in order to speed time to market, reduce costs, and meet the challenges of sub-micron design. Si2 is uniquely positioned to enable collaboration through a strong implementation focus driven by its member companies. Si2 focuses on developing practical technology solutions to industry challenges. Si2 represents nearly 100 companies involved in all parts of the silicon supply chain throughout the world. Web site: www.si2.org.



Contact:

Silicon Integration Initiative
William Bayer, 512-342-2244, ext. 304




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise