Tensilica Presents "How to Avoid the Traps and Pitfalls of SOC Design"

—(BUSINESS WIRE)—November 18, 2008—

What: Tensilica, Inc. will present a live webcast, “How to Avoid the Traps and Pitfalls of SOC Design,” that includes a frank discussion of the ways to avoid SOC design traps and pitfalls and lead a team to success. This Webinar will help participants make better SOC design choices. No product pitches. No selling. No boring descriptions of “my wonderful new product.” Just information to help a design team find its way through the convoluted maze of today’s SOC design challenges.

Who: The presenters for the November 19th broadcast will be Steve Leibson, technology evangelist, Tensilica, and Grant Martin, chief scientist, Tensilica.

When: The live webcast will take place on Wednesday, November 19th at 11:00 a.m. PT / 2:00 p.m. ET. Afterwards, it will be available on demand from the EDN archives.

Where: To attend the webcast, participants can register by going to http://www.tensilica.com/news_events/events.htm

About Tensilica

Tensilica, Inc., is the recognized leader in customizable dataplane processors. Dataplane Processor Units (DPUs) consist of performance intensive DSP (audio, video, imaging, and baseband signal processing) and embedded RISC processing functions (security, networking, and deeply embedded control). The automated design tools behind all of Tensilica’s application specific processor cores enable rapid customization to meet specific data-plane performance targets. Tensilica’s DSPs and processors power top tier semiconductor companies, innovative start-ups, and system OEMs for high-volume products including mobile phones, consumer electronics devices (including portable media players, digital TV, and broadband set top boxes), computers, and storage, networking and communications equipment. For more information on Tensilica’s patented benchmark-proven DPUs visit www.tensilica.com.



Contact:

for Tensilica, Inc.
Erika Powelson, 831-424-1811
Email Contact




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise