Supertex's New Dual Enhancement Mode MOSFET Features Low Conductance and Low Switching Losses

SUNNYVALE, CA -- (MARKET WIRE) -- Nov 18, 2008 -- Supertex, Inc. (NASDAQ: SUPX), a recognized leader in high voltage analog and mixed signal integrated circuits (ICs), today introduced the TC6215, a high-speed, complementary pair of enhancement mode MOSFETs that features low on-resistance and is well suited for applications including high voltage pulsers, amplifiers, and buffers.

The TC6215 features a pair of high voltage, low threshold, N- and P-channel MOSFETs in an 8-lead SOIC package. The IC utilizes Supertex's proprietary advanced, vertical DMOS structure and silicon-gate manufacturing process to produce a device capable of high input impedance, high power handling capabilities, and positive temperature coefficient.

"With its low threshold voltage, low on-resistance, and high input impedance, the TC6215 is ideal for a wide variety of high performance applications, including medical ultrasound pulsers," states Ahmed Masood, Vice President of Marketing for Supertex. "This IC strengthens the Supertex complementary MOSFET buffer family by offering integrated back-to-back Zener diode clamps and guaranteed Rds(on) ratings at 4.0V, allowing it to be driven by standard 5.0V CMOS logic interfaces."

The TC6215 is available in an 8-pin SOIC package. The part is Green and RoHS compliant. Samples are available from stock. Lead-time for production quantities is 4-6 weeks ARO. Pricing is US$1.03 each for the TC6215TG-G in 1K quantities.

About Supertex

Supertex, Inc. is a publicly held mixed signal semiconductor manufacturer, focused in high voltage interface products for use in the telecommunications, networking systems, flat panel displays, medical and industrial electronics industries. Supertex product, corporate and financial information is readily available at www.supertex.com.

Corporate Headquarters:
Ken Vickers
Manager
Marketing Communications
408/222-4810

Email Contact





Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy