Supertex's New Dual Enhancement Mode MOSFET Features Low Conductance and Low Switching Losses

SUNNYVALE, CA -- (MARKET WIRE) -- Nov 18, 2008 -- Supertex, Inc. (NASDAQ: SUPX), a recognized leader in high voltage analog and mixed signal integrated circuits (ICs), today introduced the TC6215, a high-speed, complementary pair of enhancement mode MOSFETs that features low on-resistance and is well suited for applications including high voltage pulsers, amplifiers, and buffers.

The TC6215 features a pair of high voltage, low threshold, N- and P-channel MOSFETs in an 8-lead SOIC package. The IC utilizes Supertex's proprietary advanced, vertical DMOS structure and silicon-gate manufacturing process to produce a device capable of high input impedance, high power handling capabilities, and positive temperature coefficient.

"With its low threshold voltage, low on-resistance, and high input impedance, the TC6215 is ideal for a wide variety of high performance applications, including medical ultrasound pulsers," states Ahmed Masood, Vice President of Marketing for Supertex. "This IC strengthens the Supertex complementary MOSFET buffer family by offering integrated back-to-back Zener diode clamps and guaranteed Rds(on) ratings at 4.0V, allowing it to be driven by standard 5.0V CMOS logic interfaces."

The TC6215 is available in an 8-pin SOIC package. The part is Green and RoHS compliant. Samples are available from stock. Lead-time for production quantities is 4-6 weeks ARO. Pricing is US$1.03 each for the TC6215TG-G in 1K quantities.

About Supertex

Supertex, Inc. is a publicly held mixed signal semiconductor manufacturer, focused in high voltage interface products for use in the telecommunications, networking systems, flat panel displays, medical and industrial electronics industries. Supertex product, corporate and financial information is readily available at www.supertex.com.

Corporate Headquarters:
Ken Vickers
Manager
Marketing Communications
408/222-4810

Email Contact





Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise