Gemini Unveils Industry's Fastest Spice-Accurate Analog Simulation Technology

Solomon-backed start-up delivers up to 30x performance improvement with 100% SPICE accuracy through the most comprehensive, ‘ground-up’ multi-threaded approach

FREMONT, Calif. – October 20, 2008 – Gemini Design Automation, a start-up company focused on the challenges of verifying complex analog and mixed-signal designs, today unveiled the industry’s fastest SPICE-accurate simulation technology specifically developed to leverage the throughput advantages of multi-core computing. The company’s native multi-threaded technology has demonstrated run times and capacity of up to 30x that of earlier generation analog simulators, and up to 10x improvements over first-generation multi-threaded approaches.

The technology has been under development for three years and is being used in several production design environments, as well as benchmarked extensively against state of the art analog simulators, including multi-threaded ones. Combined with low cost multi-core computing platforms and a unique licensing model, Gemini has established a new standard for throughput/cost in a SPICE accurate simulator.

“Multi-threading is clearly the way forward to address the performance requirements in analog and mixed-signal design, and Gemini's approach has demonstrated impressive speedup and capacity that is required for large-scale designs in advanced processes,” said Dr. Guenter Grau, Managing Director at advICo microelectronics GmbH. “We have taped out a significantly complex design in IHPs advanced BiCMOS technology using the tool and simulated one which was unable to converge with a competing simulator. In addition to its throughput, we are pleased with the compatibility it offers with our environment and legacy verification tools.”

Gemini was founded in 2005 by a team of analog simulation experts with extensive experience in the EDA industry, notably at Cadence Design Systems and Synopsys, Inc. The core team – consisting of Dr. Baolin Yang and Dr. Xiaodong Zhang– have been involved with the development of several successful SPICE simulators and analog design environments. They are backed by EDA industry pioneer, co-founder of Cadence, and EDAC Phil Kauffman Award winner James Solomon, considered to be the foremost authority on analog design technology.

“There are number of trends that Gemini is addressing with its ‘ground up’ fully parallelized approach, not the least of which is the increasing percentage of analog and mixed-signal content on today’s SOCs. Related to that is in an exponential increase in the number of parasitics, particularly as process nodes scale. Designers therefore need a solution that can scale with the size and complexity of designs and reduce the bottleneck that verification has become,” said Solomon, who serves as the company’s Executive Chairman.

“We started three years ago with a multi-threading and parallel computation approach that now delivers significant performance improvements, and can leverage the availability of low cost multi-core computing platforms. Today, multi-threading has been validated by the industry, but ours is unique in that it is the industry’s most comprehensive and thorough implementation with break-through parallel matrix computation technology at its core,” further commented Solomon.

The Gemini simulation technology was holistically designed to leverage the advantages of multi-core platforms, specifically in its architecture and proprietary algorithms, and the comprehensive implementation of multi-threading model evaluation, matrix solving and the parallelizing of other computationally important components of the simulator. It is a fully threaded application. Its performance scales roughly linearly with additional cores and its matrix computation time scales roughly linearly with size and complexity of circuit matrices, making it especially effective for large designs with high parasitic count. In customer benchmarks, it has consistently performed 2x-10x faster than other multi-threaded SPICE accurate simulators.

“We set as an initial goal, in addition to delivering the industry’s best throughput/cost solution, making this one of the industry’s most robust simulation products. Great emphasis was placed on the ability to accept industry standard netlist formats, delivering the broadest range of model support, simple ‘out of-the-box’ user operation, and achieving better convergence than FastMos or other Spice accurate products,” commented Dr.Yang.

The product is the ideal solution for complex functions such as PLLs, ADCs and DAC’s, charge pumps, programmable Tx/Rx chains, power distribution circuitry, and memory IP, particularly where there are a large number of extracted post-layout parasitics which require exhaustive verification prior to tapeout. It runs on standard X86 SMP multi-core platforms equipped with 64bit Linux operating systems.

Initial production product availability is scheduled for fourth quarter 2008.

About Gemini Design Automation

Gemini Design Automation is focused on the challenges of verifying large complex analog and mixed signal designs. It has developed the industry’s fastest native multi-threaded approach to SPICE-accurate simulation, delivering more throughput and capacity and lower cost of ownership. Founded in 2005 by experienced analog tool developers, the company is backed by EDA pioneer Jim Solomon. It is based in Fremont, California. More information can be found at


Kent Jaeger        
Tel.: 408-216-7275        
E-mail: Email Contact                                        

Mike Sottak
Tel.: 408-876-4418
E-mail: Email Contact

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy