Calypto's Sequential Equivalence Checking Product Supports New Cadence C-to-Silicon Compiler

SANTA CLARA, Calif.—(BUSINESS WIRE)—July 14, 2008— Calypto Design Systems, the leader in sequential analysis technology, today unveiled a new version of its SLEC System-HLS (High Level Synthesis) product that is fully integrated with Cadence® Design Systems new C-to-Silicon Compiler high-level synthesis technology.

Calypto and Cadence joined forces to deliver a dynamic, system-level design solution that dramatically increases designer productivity by automating the C-to-Silicon Compiler and SLEC (Sequential Logic Equivalence Checker) verification flow. SLEC System-HLS, based on Calyptos patented sequential analysis technology, verifies that the register transfer level (RTL) code generated by C-to-Silicon Compiler is functionally equivalent to the original SystemC code.

The industry requires formal equivalence checking in high-level synthesis flows states Hisaharu Miwa, general manager of Design Technology Division, LSI Product Technology Unit, Renesas Technology Corp., whose design team was an early adopter of the integrated Cadence/Calypto flow. We found that the Calypto SLEC System-HLS and Cadence C-to-Silicon Compiler integration provides us an excellent system-level formal verification flow, saving our design team significant time and maximizing productivity.

SLEC is the semiconductor industrys only functional verification solution to formally verify equivalence between electronic system level (ESL) models and RTL implementations. SLEC System-HLS comprehensively verifies the output of C-to-Silicon Compiler, eliminating the need for many time-consuming simulation regressions.

Calyptos SLEC System-HLS product has become the standard for system-level equivalence checking, said Michael McNamara, VP/GM of the Cadence C-to-Silicon Compiler technology incubator. Adding a tight integration between SLEC System-HLS and C-to-Silicon Compiler to our design and verification flows built around both the Encounter® digital IC design and Incisive® verification platforms enables Cadence to provide customers with a comprehensive solution for system level design and verification.

Calypto will demonstrate the integration between SLEC System-HLS and C-to-Silicon Compiler at the Cadence User Conference, DA SHOW/CDNLive! Japan 2008, this week in Tokyo. For more information, go to

Pricing and Availability

SLEC System-HLS is an added option to SLEC System. SLEC System-HLS tightly integrates SLEC System into HLS design flows and includes solutions for Cadence Design Systems C-to-Silicon Compiler, Forte Design Systems Cynthesizer and Mentor Graphics Catapult-C. Each HLS vendor solution is sold separately and priced at $50,000 for a one-year, time-based license.

For more information, visit Calyptos website at:

About Calypto

Founded in 2002, Calypto Design Systems, Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program and the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America. Corporate Headquarters is located at: 2933Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. More information can be found at:

Calypto, PowerPro, SLEC and Enabling ESL are trademarks of Calypto Design Systems Inc. Other products and company names may be trademarks or registered trademarks of their respective companies.


Public Relations for Calypto Design Systems
Nanette Collins, 617-437-1822
Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Verification Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy