Buzz@DAC & Kuhl@CAL

Director of Marketing

* At DAC’08, Synopsys will show the many ways you can count on us to be your primary vendor: for Hot Technology (IC Compiler, HSIM XA, Design Compiler Graphical and MVSIM); for Cool Solutions (Eclypse Low Power, Multi-Core Performance, VMM Methodology and Analog Mixed-Signal Verification); and for our commitment to the design community.

John Chilton
Senior Vice President of Marketing & Strategic Development

* Customizable EDA building blocks are changing the way people think about EDA. Instead of relying on one size fit all standard tools, EDA building blocks enables semiconductor companies to have their own customized tools that really address their needs. At DAC, SoftJin will be demonstrating several of its high-performance EDA IPs across domains such as post-layout EDA, FPGA synthesis and routing. These customizable EDA IPs are helping our customers get advanced and proprietary functions in their tools and flows, thus helping create differentiation over their competitors.

Kamal Aggarwal
Vice President of Marketing & Strategy

* SynCiras' fully automated and integrated analog place-plus-route technology changes how layout will be done. Our 2nd generation technology enables your analog circuit designers to synthesize multiple layouts of complex hierarchical analog circuits with thousands of devices at blazing speeds. All layout solutions are 100% constraint compliant, achieving optimized device placement and routing with maximized packing density, with no loss in circuit performance in a single pass, slashing analog circuit layout time from weeks to hours. Now circuit designers have true concurrent circuit and layout development. Also, speed and ease-of-use makes prototyping and floorplanning quick and communicating layout instructions accurate.

Karl Kobata
SynCira Corp

* Imperas will be showing new products solving embedded software debug, verification, and analysis issues, particularly as these issues occur on multicore platforms. The new multicore debug and MIPS Linux developer workbench will be demonstrated including application debug on SMP Linux. Tools to build virtual platforms using SystemC and SPIRIT IP-XACT will also be shown.

Larry Lapides
Vice President of Sales

* EVE, the leader in hardware/software co-verification, will showcase a library of standard transactors and a new custom transactor development tool at DAC. An AXI Master/Slave transactor and a PCIe Gen 2.0 16x transactor have been added to EVE’s standard protocol library. ZEMI-3, a transaction modelling methodology to create transactors for custom protocols, raises the abstraction level for hardware debugging.

Lauro Rizzatti
General manager
Vice President of Worldwide Marketing

* Agreement grows on the importance of co-design of chips, packages and boards, but the modeling considerations can be confusing for design teams. Model availability, frequency dependent accuracy considerations and abstraction level are just some of the issues. This has led Sigrity to support flows that run the gamut, while continually working to simplify user-level considerations.

Leslie Landers
Vice President of Sales & Marketing
Sigrity Inc.

* DAC’s Wireless theme fits well with Agilent Technologies’ high-frequency background. High-frequency and high-speed design worlds are colliding where designs using multi-Gb/s data rates are seeing effects previously seen only in RF and microwave designs. At DAC, Agilent EEsof EDA is showing how its breadth of high-frequency simulators can be used to analyze the complete serial link.

Lisa Hebert
Customer Communication Manager
EEsof EDA Division
Agilent Technologies

* ViASIC leverages reconfigurable semiconductor fabrics – slashing mask costs up to 95% versus a standard ASIC design approach, and reducing design time and risk in rad-hard, mil/aero and FPGA conversion applications. Visit our booth for a demo of ViaPath, our patented one-mask configurable logic and memory semiconductor technology. It offers the highest system density for embedded SOCs or structured ASIC fabrics.

Mark Goode
President & CEO
ViASIC, Inc.

* Xilinx’ new ISE Design Suite 10.1 provides a unified design environment to help users maximize both design performance and productivity, whether their designs require a flexible embedded processing solution, a specialized flow for DSP development, or optimal high-performance logic. The ISE Design Suite includes PinAhead technology to simplify the complexities of managing FPGA to PCB I/O assignment for all designers.

Mark Goosman
Product Marketing Manager
ISE Design Tools

* Micro Magic has improved our tool flow by adding support for OpenAccess. We have also added PCell interoperability through IPL PyCells. Curious engineers can register for Micro Magic's GDS and OpenAccess viewer – MAX-View – free of charge. Micro Magic has also added features to our unique datapath compiler DPC. This datapath tool provides higher-performance and lower-power for datapath intensive designs.

Mark Mangum
Sales Manager
EDA Tools & Chip Design Services
Micro Magic

* Launched in early 2008, Mentor Graphics' inFact intelligent testbench automation solution is the first to use intelligent algorithms to synthesize meaningful testbench sequences, while allowing the user to set verification goals prior to simulation and determine verification priorities. The inFact algorithms rapidly generate test sequences, data, and checks on-the-fly during simulation, achieving the highest levels of functional coverage and early detection of design bugs.

Mark Olen
Product Marketing Manager for inFact
Mentor Graphics

* Certess, the provider of functional qualification solutions for SoCs and IP blocks, will be showcasing Certitude and Certitude-SV. Certitude provides verification engineers with an objective way to evaluate and improve the completeness of the verification environment, resulting in shorter and more predictable process to integrate SoC designs. Certitude easily complements all existing verification environments. Certess will also be hosting several customer and industry leader presentations in their booth. Space is limited for customer presentations so please register in advance. If there was a bug in your design, could you find it? Visit our booth at DAC and find out.

Michel Courtoy
President & CEO
Certess, Inc.

* Verific Design Automation is Head and Shoulders above the Rest. We offer SystemVerilog and VHDL front ends for EDA developers. Check out Verific’s Wall of Fame in our DAC booth, and see the 50+ logos of companies that standardize around our parsers and elaborators. Or, walk the show floor and come across several of Verific’s 20-something licensees exhibiting at DAC this year. You’ll agree: Head and shoulders above the Rest!

Michiel Ligthart
Verific Design Automation

* Satin IP Technologies is a first-timer at DAC. We will demo VIP Lane, a Design-for-Reuse Assistant enabling semiconductor companies to deploy their home-made design-for-reuse methodology internally, with maximum adoption rate by the design teams. What makes VIP Lane hot and innovative? It supports proprietary design-for-reuse practices, offers checklist-driven assistance to IP designers, and monitors IP quality closure on-the-fly.

Michel Tabusse
Founder & CEO
Satin IP Technologies

* Atrenta helps customers get their designs right, at RTL and earlier, to speed-up implementation and verification. We call it Early Design Closure. The benefits? Better performance, predictable schedules, and reduced design risks. We'll announce a new architectural-level product before DAC, and pre-packaged methodologies at DAC. A comprehensive tool suite and proven methodologies for easy adoption - Early Design Closure for everyone.

Mike Gianfagna
Vice President of Marketing

* Berkeley Design Automation will be showcasing their Precision Circuit Analysis tools at DAC 2008. Berkeley's Precision Circuit Analysis tools deliver true SPICE accuracy 5x-10x faster and with 5x-10x higher capacity than any other tools for circuit simulation (Analog FastSPICE), device noise analysis (Noise Analysis Option), multi-tone periodic analysis (RF FastSPICE) and phase noise analysis (PLL Noise Analyzer). As the first major breakthrough in analog and RF verification in decades, this technology enables design teams to solve big analog/RF verification problems that would otherwise be impractical or impossible. Visit our website to sign up for a suite appointment at DAC.

« Previous Page 1 | 2 | 3 | 4 | 5 | 6 | 7  Next Page »


Review Article Be the first to review this article

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
SEMICON West 2018 at Moscone Center San Francisco CA - Jul 10 - 12, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise