Ewald Detjens Takes Helm At Circuit Semantics

SAN JOSE, Calif.--(BUSINESS WIRE)--Nov. 11, 2002--Ewald Detjens today assumed the role of chief executive officer (CEO) at Circuit Semantics Inc., the leading provider of timing and characterization solutions for high-performance integrated circuit (IC) design. Detjens is well known within the electronic design automation (EDA) industry as the founder of pioneering synthesis provider Exemplar Logic Inc., now part of Mentor Graphics Corporation (Nasdaq: MENT).

In a related move, Detjens has restructured Circuit Semantics to grow the business, increase revenue, expand the customer base and extend its product offerings. Jose Torres has become Circuit Semantics' vice president of marketing.

"Circuit Semantics has plenty going for it and its future is bright," says Detjens. "It has great technology, a strong customer base and, with a healthy second round of funding, the means to get to the next level. Circuit Semantics has the know how to make a significant contribution to help create the highest performance and most power-efficient ICs that use nanometer technology. I am looking forward to the opportunity to lead the team in this effort."

Ewald Detjens

Detjens, a resident of San Francisco, founded Exemplar Logic in 1987. Mentor Graphics acquired Exemplar Logic in 1995, where he remained through 1997. Detjens became a private seed investor in various software companies until January 2002, when he became interim CEO of Bridges2Silicon. Previously, Detjens worked for Philips Research Labs and STC Computer Research.

A graduate of the University of California at Berkeley, Detjens holds a Bachelor of Science Degree in Computer Science and a Master of Science Degree in Electrical Engineering.

About Circuit Semantics

Circuit Semantics Inc. provides timing and characterization solutions for high-performance cells, cores, and blocks based on innovative, patent-pending technology. IC designers employ these mixed-level solutions to create high-performance chips using full-custom and structured-custom methodologies. Its products support precise, gate-level abstraction of transistor-level circuits to accelerate timing closure for designs fabricated in deep submicron (DSM) process technologies. These solutions are especially well suited for the microprocessor, digital signal processing (DSP), graphics and the high-speed communications markets. Circuit Semantics is headquartered at 2590 North First Street, Suite 301, San Jose, Calif. 95131. Telephone: (408) 571-4800. FAX number: (408) 468-1468. For more online information, visit its website at: http://www.circuitsemantics.com.

     Circuit Semantics, Inc.
     Jose Torres, 408/571-4813
Email Contact

Source: Circuit Semantics, Inc.

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy