FloorDirector(TM) Floorplanning EDA Tool From Teklatech Set to Revolutionize SOC Power Management

COPENHAGEN, Denmark—(BUSINESS WIRE)—March 17, 2008— Teklatech, the start-up EDA company that specializes in floorplanning and clock distribution networks for system-on-chip design, today announced the immediate availability of its new FloorDirector(TM) product - an advanced floorplanning software tool. FloorDirector offers SoC power-shaping, clock-cycle stretching and robustness to on-chip-variation, accelerating the broad adoption of advanced nanometer geometries. The new tool combines powerful power signature analysis and automated power peak reduction providing better results, improved yield and a more efficient solution for a wide range of SoC applications, including multimedia, DSP, wireless, networking and mobile.

Until now, semiconductor companies have had to solve power related issues at the physical level, incurring significant design risk and overhead. FloorDirector reduces dynamic IR drop and supply noise by intelligent power shaping, flattening power peaks, thus improving signal and power integrity. The tool enables semiconductor design teams to address dynamic power issues, optimizing their SoCs for low power and minimizing supply noise in early design phases, with minimum risk and cost. Comments Founder and CEO, Dr Tobias Bjerregaard: "FloorDirector(TM) produces a 51% reduction in power peaks over baseline EDA flows from major vendors."

In today's SoC designs, dynamic power peaks are of increasing significance. They can lead to ground and power bounces, impairing signal integrity and noise margins, and forcing conservative constraints on SoC implementation.

Voltage drops and supply noise will lead to unpredictable signal integrity, power integrity and timing effects and may cause a silicon failure. Mixed-signal SoCs encounter additional challenges due to noise coupling between digital and analog parts which degrades RF performance.

The FloorDirector floorplanning engine analyzes the dynamic power signature of every system block and identifies initiators of critical voltage drop chains in the design. Utilizing novel power shaping techniques and statistical clock timing analysis, FloorDirector provides system-level IR drop solutions while maintaining scalable clock-level synchronization. This allows engineers to floorplan a chip for optimal power peak flattening, leading to reduced dynamic IR drop and hence improving overall signal and power integrity.

"Teklatech is sharply focused on meeting the difficult challenges of the semiconductor industry moving into the nanometer era," adds Bjerregaard, "We strongly believe we can drive the power/cost curve of designs at 90 nm and below, enabling companies to eliminate costly silicon re-spins and achieve faster time-to-market, leading to smaller, faster and more profitable semiconductor products."

Teklatech formally unveiled its new EDA software tool at DATE show in Munich, demonstrating its benefits with real-world, MPSoC designs.

Contact:

Teklatech
Sharon Akler, +45-25236851
Director of Technical Marketing
Email Contact
www.teklatech.com
or
Billings Europe
Nick Foot, +44-1491-636393
PR Director
Email Contact




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise