EDA Start-Up Elastix Set to Deliver Design-for-Variability Software to Minimize Energy Consumption, Maximize Performance of Digital Designs

BARCELONA, Spain—(BUSINESS WIRE)—February 4, 2008— Elastix Corporation, with research and development (R&D) offices here, today announced its intent to be the first electronic design automation (EDA) provider to automatically generate variability-aware asynchronous implementations of synchronous, digital integrated circuit (IC) designs.

"Variability-aware asynchronous designs are ideal for low-energy consumption, high-performance, and ease of architecture and implementation of large chips," says Vigyan Singhal, chief executive officer and co-founder of Elastix. "Implementing asynchronous techniques has required manual design or significant and unacceptable changes to the standard ASIC design flow, making it an impractical methodology until now."

For any synthesizable digital design, the Elastix design-for-variability (DFV) technology will be able to generate a functionally equivalent (asynchronous) physical implementation that responds automatically to variability, and self-adjusts according to process, voltage, temperature and logic conditions. It will work within a traditional application specific integrated circuit (ASIC) synchronous design flow, allowing digital chips to run at optimal energy efficiency, especially for multi-mode and multi-voltage designs. The technology will remove the need for design margins to account for worst-case variability effects and will offer design teams variability-aware gains.

The underlying technology has been licensed from Universitat Politecnica de Catalunya (UPC) Barcelona. "We are proud of technical innovations achieved by UPC and are pleased to work with Elastix to create a market opportunity for this innovation," says Antoni Giro, the rector of UPC Barcelona. "We believe that the team of UPC and Elastix is one that has all the makings of revolutionizing the way in which IC design is done."

Early versions of the software are in limited use with select customers. More details on the Elastix solution will be available later in 2008.

Funding, Founders, Advisors

Elastix has received seed funding from its founders and several Silicon Valley-based angel investors. It is in the process of raising its Series A financing to fund the development and marketing of the technology.

Singhal, previously founder and chief technology officer of Jasper Design Automation, founded Elastix in 2007 with Emre Tuncer and Jordi Cortadella. Tuncer, formerly a vice president of engineering at Magma Design Automation (Nasdaq: LAVA), is vice president of engineering. Cortadella, a professor at UPC Barcelona, is chief scientist.

The Elastix Academic Advisory Board consists of: Luciano Lavagno, professor at Politecnico di Torino in Italy; Sharad Malik, professor at Princeton University; Antonio Ortega, professor at University of Southern California; Sachin Sapatnekar, professor at University of Minnesota; and Alex Yakovlev, professor at Newcastle University of the United Kingdom.

Malik, a veteran of previous EDA start-ups, explains: "Device variability is seriously threatening future benefits of technology scaling. Elastix is providing a low-cost, high-benefit solution with little change to existing flows."

About Elastix Corporation

Elastix is developing solutions to build elastic implementations of digital designs. The Elastix products implement energy-efficient, variability-aware IC designs in a traditional, synchronous design tool flow. Elastix has offices in Barcelona, Spain, and Santa Clara, Calif. For more information, send email to info@elastix-corp.com.

Elastix Corporation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.


US Public Relations for Elastix
Nanette Collins, 617-437-1822
Email Contact
European Public Relations for Elastix
Annette Bley, +44 (0)20 7482 4800
Email Contact


Review Article Be the first to review this article
Featured Video
More Editorial  
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy