Denali and Mentor Team to Enable Verification IP for SystemVerilog Verification Environments

Integration of PureSpec and AVM Ensures Availability of High-Quality Verification IP for Advanced SystemVerilog Verification

PALO ALTO, Calif., May 31 /PRNewswire/ -- Denali Software, Inc., and Mentor Graphics Corporation (NASDAQ: MENT) today announced the availability of Denali's PureSpec(TM) verification IP products that are integrated with Mentor's AVM (Advanced Verification Methodology) SystemVerilog environment. The integration is a result of a collaborative effort between Mentor and Denali to address the rapid migration towards SystemVerilog in their respective customer bases. Commercial verification IP products for AVM-based environments enable designers to more effectively use key SystemVerilog functionality, and drastically reduce verification cycle times for designs that incorporate standard interfaces such as AMBA, PCI Express, SATA, and USB.

"Mentor and Denali have enjoyed a close working relationship and have addressed common customer interoperability requirements with tight integrations between our Questa Platform products and Denali's memory models and verification IP products," said Robert Hum, vice president and general manager of Mentor Graphic Design Verification and Test division. "This integration with our AVM libraries builds on that relationship to provide our customers the most powerful verification environment to achieve increased productivity and quality."

"The industry is now clearly embracing SystemVerilog for functional verification," said Mark Gogolewski, chief technology officer for Denali Software. "The availability of proven commercial tools and methodologies, like Questa and AVM, offer a significant incentive for the industry to adopt this technology and we see this happening today. By ensuring an optimal integration between our PureSpec verification IP products and Mentor's AVM libraries, we enable customers to leverage all the benefits that SystemVerilog has to offer for functional verification."

About the AVM

Announced in May 2006, the Mentor Graphics AVM is the first true system- level-to-RTL verification methodology, integrating advanced verification techniques like constrained-random stimulus, functional coverage and assertions into a single transaction level modeling (TLM)-based framework implemented in both SystemC and SystemVerilog. The AVM open-source library features an object-oriented coding style to reduce the amount of testbench code and a modular architecture to enable reuse. The AVM consists of the AVM Cookbook, a "how-to" guide for getting started, and source code for base class libraries, utilities, and implementation examples written in both SystemC and SystemVerilog. To access the Mentor Graphics AVM visit:

About PureSpec Verification IP

PureSpec is the most widely used Verification IP product used for functional verification of complex chip designs. PureSpec provides the most complete solution for validating compliance and interoperability of key interfaces, including ASI, AMBA, CE-ATA, Ethernet, PCI Express, PLB, Serial ATA, USB 2.0/OTG, and all DRAM and flash devices. The products include configurable bus functional models (BFMs), protocol monitors, and complete assertion libraries for all components in the interface specification. Quality, completeness and seamless integration with all modern verification environments, including Mentor AVM, make PureSpec the solution of choice for functional verification and interoperability validation for key SoC interfaces.

About Denali Software

Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to- market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at

Denali, Denali Software, and PureSpec are registered trademarks of Denali Software, Inc. Mentor Graphics is a registered trademark, and Questa is a trademark of Mentor Graphics Corporation. All other trademarks are property of their respective owners.

    Pierre Golde
    Denali Software, Inc.
    (650) 461-7262
Email Contact

Web site:

Review Article Be the first to review this article
Featured Video
More Editorial  
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy