Certess to Present Embedded Tutorial Panel at the 2007 Design Automation and Test Conference

CAMPBELL, Calif.—(BUSINESS WIRE)—April 16, 2007— Certess, Inc., an electronic design automation (EDA) company focusing on functional qualification for companies that create and integrate complex design blocks or intellectual property (IP), today announced that the company will present a tutorial on "Heterogeneous Systems on Chip and Systems in Package" at the DATE (Design Automation and Test Europe) Conference held on April 17-19, 2007 in Nice, France.
WHO:    Certess, Inc.

WHAT:   Embedded Tutorial Panel: "Heterogeneous Systems on Chip and
        Systems in Package." Mark Hampton, Certess' chief technology
        officer and co-founder, will present.  This embedded tutorial
        and panel aims to confront several points of view on the
        miniaturization of existing systems to the creation of
        specific integrated functions, MEMS and non-electronic devices
        that are being integrated to create heterogeneous systems in
        package and systems on chip. This tutorial session will be
        moderated by Ian O'Connor, Ecole Centrale de Lyon, FR and
        additional speakers are Krish Chakrabarty, Duke University,
        Nicolas Delorme, CEA-LETI and Juergen Hartung, Cadence,
        Europe.

WHERE:  2007 DATE Conference, Acropolis, Nice, France. For more
        information please visit www.date-conference.com.

WHEN:   Wednesday, April 18, 2007 at 11:00 AM.


About Certess

Certess, Inc is an electronic design automation (EDA) company focusing on functional qualification for companies that create and integrate complex design blocks or intellectual property (IP). The company's technology will provide verification engineers with an objective way to evaluate and improve the completeness of the verification environment, resulting in a shorter and more predictable process to integrate SoC designs. The company is headquartered in Silicon Valley. For additional information, see www.certess.com.

Contact:

Cayenne Communication
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy