Five Leading EDA Vendors Announce Agreement to Develop Interoperable PCell Library for Analog and Mixed Signal Design

SANTA CLARA, Calif.—(BUSINESS WIRE)—April 3, 2007— Five electronic design automation (EDA) companies today announced an agreement to collaborate on the creation and distribution of an interoperable PCell library (IPL). The IPL supports the OpenAccess database from the Silicon Integration Initiative (Si2), and is available now as open-source software that any interested party can use. For the first time in semiconductor industry history, an integrated circuit designer will be able to use the same PCell libraries in tools from all five vendors, plus with OpenAccess-based tools from other vendors or universities, or developed in-house.

The five companies involved with the project include Applied Wave Research (AWR(R)), Ciranova(TM), Silicon Canvas(TM), Silicon Navigator(TM) and Synopsys(R). All five companies developing the IPL support the OpenAccess database and are members of Si2. Other companies have been invited to participate, and that invitation remains open to all interested parties.

An IPL has many advantages to semiconductor companies, foundries and EDA vendors. Semiconductor companies will be able to use one common PCell library providing advanced functionality across multiple processes, reducing development and support costs while increasing layout flexibility. Foundries will be able to reduce their PDK development costs while dramatically increasing the number of tools they support. EDA vendors will also be able to reduce PDK development costs, while supporting a wider range of foundry partners.

"One PCell library mechanism supporting multiple tools represents a huge advance for chip designers," said Steve Schulz, president and CEO of Si2. "The lack of an interoperable PCell solution causes innumerable hours to be wasted translating databases between tools. This IPL will immediately help increase the interoperability of OpenAccess tools, and speed OpenAccess deployment in the semiconductor industry."

"This is the right thing to do for the industry," said Walter Ng, senior director of platform alliances at Chartered Semiconductor Manufacturing. "At Chartered, we have long advocated openness and interoperability as a means of best serving our customers and the industry as a whole. This IPL project demonstrates how a single library can support multiple tools equally, and this should lead to overall lower costs and shorter time to market."

"As a charter member in this initiative and strong promoter of standards that benefit the industry, we believe the IPL collaboration can help our semiconductor customers," said Rich Goldman, vice president, strategic market development group at Synopsys. "We see this as an opportunity to truly achieve the promise of an open custom analog environment through OpenAccess."

"Mentor Graphics(R) supports this effort to provide flexibility for customers, and Ciranova's use of our industry-standard sign-off DRC tool, Calibre(R) nmDRC, will help ensure that library components are truly interoperable across toolsets and foundries," said Anthony Nicoli, director of marketing, Design-to-Silicon division at Mentor Graphics. "Users will also be able to apply Calibre's silicon modeling and yield analysis tools to IPL components to further reduce time-to-market and maximize the yields of PCell-based designs across foundries and other process variations."

The IPL library with source code is available now for free download from the Ciranova web site at Any party interested in participating in the IPL project should contact Michael Ma, VP of business development at Ciranova, Inc. at

Inquiries regarding the IPL may be directed to the following individuals:
Applied Wave Research (AWR)
Tom Quan, VP marketing

Michael Ma, VP business development

Silicon Canvas
Richard Morse, director of marketing
408-321-0888 X106

Silicon Navigator
George Janac, CEO

Ed Lechner, director marketing

Quotes from other companies participating in the IPL Project

Applied Wave Research:

"Process design kit (PDK) development and validation, especially the PCells, are time-consuming and resource-intensive for both AWR and our customers," said Tom Quan, vice president of marketing at AWR. "The IPL project and its standards-based approach to PCell development will alleviate PDK development and support costs, and offer our customers a more robust and better validated set of PCells that is standardized across multiple EDA vendors."


"Interoperability is a big win for everybody," said Michael Ma, vice president of business development at Ciranova. "End users will be the big winners, because interoperability will eliminate the overhead and headaches of using different libraries with different tools. Foundries will save money by supporting just one library. And EDA vendors can devote their resources to developing better products, instead of duplicating library development efforts."

Silicon Canvas:

"Interoperable PCells are the key to making OpenAccess truly open," said Richard Morse, director of marketing for Silicon Canvas, Inc. "The customer wins when PCell libraries work with every tool. The IPL Project gives everyone a direct path to that goal."

Silicon Navigator

"OpenAccess was a big step forward for industry standardization. Now the IPL project will help with putting an interoperable PCell layer on top of OpenAccess," said George Janac, CEO of Silicon Navigator. "We are excited about supporting IPL PCells along with advanced features like stretch handles and abutment in our RDE Framework(TM)."

Ciranova is a trademark of Ciranova, Inc. AWR is a registered trademark of Applied Wave Research, Inc. Mentor Graphics and Calibre are registered trademarks of Mentor Graphics, Inc. Silicon Canvas is a trademark of Silicon Canvas, Inc. Silicon Navigator and RDE Framework are trademarks of Silicon Navigator, Inc. Synopsys is a registered trademark of Synopsys, Inc.


Ciranova, Santa Clara
Dave Millman, 408-553-6083
Email Contact
Wired Island, Ltd.
Mike Sottak, 408-876-4418
Email Contact


Review Article Be the first to review this article
Featured Video
More Editorial  
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy