Enuclia Picks Tensilica's HiFi 2 Audio Engine For Flat Panel TV Chips

SANTA CLARA, Calif.—(BUSINESS WIRE)—March 6, 2007— Tensilica(R), Inc. today announced that Enuclia(TM) Semiconductor, of Beaverton, OR, has selected its Xtensa LX processor with the HiFi 2 Audio Engine for its next-generation flat-panel TV integrated circuits. Enuclia is developing chips that produce the best possible picture on analog and digital televisions whether they are displaying standard or high-definition content.

"Our chips deliver outstanding picture quality, and now we can also deliver exceptional audio quality with Tensilica's HiFi 2 Audio Engine," stated Chip Burczak, CEO of Enuclia. "We were impressed with the HiFi 2 Audio Engine because of its small size and the ability to run codecs more efficiently than competing solutions. Tensilica has been a solid partner for Enuclia."

"Enuclia's Pipeline Video(TM) architecture delivers the highest-quality video for flat-panel displays" stated Steve Roddy, Tensilica's vice president of marketing. "The addition of high-fidelity, 24-bit audio processing via the HiFi2 Audio Engine will enable Enuclia to combine optimal quality video and audio together in a cost-effective solution."

About Enuclia(TM) Semiconductor

Enuclia(TM) is a fabless semiconductor company and the pioneer of a new digital television architecture, Pipeline Video(TM). Pipeline Video delivers unparalleled image quality and product differentiation to the world's leading flat-panel television manufacturers. Privately held, Enuclia's investors include Sevin Rosen Funds, Scale Venture Partners and Menlo Ventures. Visit www.enuclia.com for the latest news, career, and investment opportunities.

About Tensilica

Tensilica, Inc., is the recognized leader in configurable processor technology and has leveraged that technology to become the leading supplier of licensable controllers and DSP cores for mobile audio and video applications. Tensilica offers the broadest line of controller, CPU, network, and specialty DSP processors on the market today - including full software toolchain and modeling support - in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. The modern design behind all of Tensilica's processor cores provide semiconductor companies and system OEMs with the lowest power, smallest area solutions for high-volume products including mobile phones and other consumer electronics, networking and telecommunications equipment, and computer peripherals. For more information on Tensilica's patented, benchmark-proven processors, visit www.tensilica.com.

Editors' Notes:

-- Tensilica and Xtensa are registered trademarks belonging to Tensilica Inc. Enuclia and Pipeline Video are trademarks of Enuclia Semiconductor. All other company and product names are trademarks and/or registered trademarks of their respective owners.

-- Tensilica's announced licensees include Afa Technologies, ALPS, AMCC (JNI Corporation), Aquantia, Astute Networks, Atheros, ATI (AMD), Avago Technologies, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, EE Solutions, Enuclia, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, iBiquity Digital, Ikanos Communications, LG Electronics, Lucid Information Technology, Marvell, MediaWorks, NEC Laboratories America, NEC Corporation, NetEffect, Neterion, Nethra Imaging, Nippon Telephone and Telegraph (NTT), NuFront, NVIDIA, Olympus Optical Co. Ltd., Penstar, Plato Networks, PnpNetwork Technologies, sci-worx, Seiko Epson, Solid State Systems, Sony, STMicroelectronics, Stretch, TranSwitch Corporation, u-Nav Microelectronics, Victor Company of Japan (JVC), WiQuest Communications, and XM Radio.

Contact:

Tensilica
Paula Jones, 408-327-7343
Email Contact
or
Erika Powelson, 831-424-1811
Email Contact




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise