Bluespec Begins Volume Shipment of SystemC Synthesis

WALTHAM, Mass.—(BUSINESS WIRE)—December 14, 2006— Bluespec Inc., developer of the only electronic system level (ESL) synthesis for control logic and complex datapaths in chip design, today said that it has begun volume shipments of its ESEComp, synthesis for SystemC-based hardware design.

System C has been used for transaction-level modeling without an effective path to implementation. Now designers can write very abstract transaction level models, refine them to a transaction-level design and automatically generate register transfer level (RTL) code from there. "RTL implementation is giving way to ESL implementation," says Shiv Tasker, CEO Bluespec.

Announced earlier this year, ESEComp is the first ESL control logic synthesis software to support the SystemC language. It allows models and designs written at a high-level, including complex control and datapaths, to be generated into efficient RTL code. As a SystemC-based synthesis tool, it unifies architecture modeling, software prototyping and implementation at a high-level of abstraction, and is the only general purpose SystemC synthesis solution bridging ESL and RTL.

There is a free download of the ESL Synthesis Extensions (ESE, pronounced csc) to SystemC available through Bluespec's website (http://www.bluespec.com). This free version supports the ESL Synthesis language extensions for untimed simulations with the standard OSCI SystemC simulator.

ESEComp supports Red Hat Linux operating systems.

For more details, contact George Harper, Bluespec's vice president of marketing, who can be reached at (781) 250-2200 or via email at george.harper@bluespec.com.

About Bluespec

Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high-quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.

Copyright 2006 Bluespec Inc. Bluespec is a trademark of Bluespec Inc. All other brands, products, or service names may be trademarks or service marks of the companies with which they are associated.

Contact:

Bluespec Inc.
George Harper, 781-250-2200
Vice President of Marketing at Bluespec
Email Contact
or
Nanette Collins, 617-437-1822
Public Relations for Bluespec
Email Contact




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy