New Virtex-5 based FPGA Prototyping Engine offers 12 Million ASIC gates and 30% faster clock speeds.

The DINI Group Introduces the DN9000K10PCI featuring Xilinx, Virtex-5 FPGAs. This high-density board supports 6 LX family Virtex-5 FPGAs; with 65nm process, 6 input LUT, and advanced interconnect. All of the resources of these FPGAs are available for programming by the user.

The board is hosted in a 32-bit or 64-bit PCI slot (33/66 MHz) or used stand-alone, with a separate power supply. An independent PCI controller, 7 Global Clock networks, and massive on-board memory provided by 6 DDR2 SODIMM sockets will provide unmatched speed and performance.

This board allows ASIC and FPGA designers to prototype logic designs and run them at near real time clock speeds in multiple FPGAs. "Our customers are always looking for the biggest and the fastest," says Mike DINI president of The DINI Group; "we ran our benchmarks on the Virtex-5 and they all perform 30% faster. "

The DN9000K10PCI will be supplied with 2 to 6 FPGAs in various sizes and speed ranges with prices start at only $12k. They are available "off-the-shelf" directly from The DINI Group and its agents.

The DINI Group was established in 1995 as a consulting company. While developing ASICs for various clients they saw the need for cost effective logic emulation platforms and developed several of them. In 1998 they started selling these platforms to ASIC prototypers, FPGA developers, and IP designers. From their offices in La Jolla the dozen DINI Group employees have supplied over three billion ASIC gates.

Agency Contact:
Rob Britton
Electronics Marketing Group
619-231-6907

Company Contact:
Mike Dini
President
858-454-3419



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise