Accellera's Vice Chairman, Dennis Brophy, to Speak About the SystemVerilog Standard for Electronic Design at the 4th SystemC & SystemVerilog Design Workshop

TOKYO -- (MARKET WIRE) -- Oct 24, 2006 --


Who/What:

At CQ Publishing's 4th SystemVerilog Design Workshop Accellera's vice chairman, Dennis Brophy, will speak about enhancements and changes being planned for the next revision of SystemVerilog, a hardware design, specification and verification language standard (also known as IEEE Std.1800™). Accellera is an electronics industry organization focused on language-based design standards. CQ Publishing publishes Design Wave Magazine, a technical magazine for Japanese LSI and embedded system design engineers.

When:     Friday, October 27, 6-6:30pm

Where:    UDX Conference, UDX Building South Wing 6F, Akihabara, Tokyo
          Map: 
http://udx.jp/conference/image/map.gif
Registration and Information:

For more information about the 4th SystemC & SystemVerilog Design Workshop, please visit https://it.cqpub.co.jp/tse/200610DW/.

For more information about Accellera, please visit www.accellera.org.

About Accellera

Accellera provides design and verification standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control. Over the years, Accellera has developed eight standards that have been ratified by the IEEE. Accellera's recent successes in advanced design and verification language standards include SystemVerilog and the Property Specification Language (PSL). For more information about Accellera, please visit www.accellera.org.

Press Contact:
Georgia Marszalek
ValleyPR for Accellera
(650) 345-7477

Email Contact





Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise