AMD Licenses MTBSolutions Ultra-Flat Package Technology

SAN JOSE, CA -- (MARKET WIRE) -- Sep 27, 2006 -- AMD (NYSE: AMD) has licensed Ultra-Flat Package Technology from MTBSolutions (MTBS). "The MTBSolutions Ultra-Flat Package Technology is a potentially enabling technology for technology requirements that include multi-core chip size, high performance, thermal requirements, and high bandwidth I/O that require scalable solutions," said Raj N. Master, AMD Senior Fellow and flip-chip packaging expert.

"The MTBSolutions Ultra-Flat Package Technology enables the management of stress fields around low-k dielectrics," stated Mark DiOrio, CEO of MTBSolutions. The Ultra-Flat Package Technology is believed to be both a technical enabler and may also be a cost enabler. It is primarily utilized for large scale flip chip packaging structures where package flatness and the corresponding stress transmitted to the Si chip is of concern.

The Ultra-Flat Package Technology was developed for FC-BGA where the CTE dissimilarities between the silicon chip and the organic substrate result in a package warpage inducing undue stress upon the FC interconnect structure. The technology is designed to:

--  Reduce package warpage by 50% over current processes
--  Improve flip chip interconnect reliability by a factor of 2X
--  Reduce low-K ILD cracking in the silicon chip
Ultra-Flat Package Technology is a series of patents that include both processing and design methodologies designed to reduce stress between the organic package and the silicon die which can be detrimental to the reliability of the flip chip interconnect joint and the silicon chip's inner layer low-K dielectric.

The first series of patents covers the methodology of applying the underfill material between the substrate and the silicon chip after FC interconnect. This methodology can be used with the existing material sets without an increase to cost. In some cases further improvements have been seen with the selection of alternate underfill materials. These underfill methodologies have yielded results showing as little as 2 mils package warpage when measured diagonally on a 40X40 mm package size as compared to more standard processes yielding as much as 4 mils on the same package size.

The second set of patents cover the methodologies of heat-sink/stiffener attach and underfill to reduce the level of package warpage. These are in combination to the above patents of underfill dispense methodologies.

The third set of patents pertains to the design methodology of the FC-BGA pads to match the silicon pads at operating temperature. By reducing the stress on the FC interconnect structure between the silicon chips to organic package, device reliability can be significantly improved.

About MTBSolutions

MTBSolutions, Inc., a San Jose, California-based company, is the world leader in advanced microelectronic packaging and test technology for semiconductor, photonic and MEMS applications. MTBS clients include device makers, subcontractors, material suppliers, and foundries. For more information, visit

Contact Information:
Brian F. Brackle
MTBSolutions, Inc.

Email Contact

Mark DiOrio
MTBSolutions, Inc.

Email Contact

Jon Carvill
AMD Corporate Communication

Email Contact

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy