Celoxica Agility Compiler Delivers Higher Levels of Design Abstraction; Improved C++ Support In SystemC Synthesis Tool

SAN FRANCISCO—(BUSINESS WIRE)—July 26, 2006— Celoxica (AIM: CXA) has enhanced C++ coding support in its Agility Compiler high level design tool, raising the level of design abstraction above SystemC for designers who need to boost productivity and for programmers less familiar with hardware design. By using the C++ coding style developers can more easily exploit the productivity gains and simulation benefits of C level design without compromising area or timing optimization.

The Agility Compiler addresses the middle ground between the unfulfilled promise of push-button design and the register transfer level (RTL). Agility gives support for C++ classes, templates and inheritance that provide powerful abstractions to shield low level detail from the core algorithm. Communication between objects can be done using C++ member function calls or FIFO's, and the need to use internal SystemC ports and port mapping for object hierarchy has been removed.

To retain the use of standard C datatypes, data width reduction automatically trims variable widths. Agility's support for thread processes means better ease-of-use for programmers and architects familiar with modern processors and avoids reliance upon low-level sc_methods.

"Customers demand a quality-of-results performance directly linked to a level of design abstraction that delivers measurable productivity gains, but with the necessary accuracy and control," said Jeff Jussel vice president of marketing and general manager of the Americas for Celoxica. "Using Agility you can dive into the low level implementation detail, but it isn't mandatory. A simple C++ function call can be used to turn a C array into a RAM, or you can instantiate RAM blocks by hand and manually implement a low level RAM driver."

The Agility Compiler is a part of Celoxica's family of electronic system level (ESL) design solutions that address the issues of time-to-market, design complexity and high-performance computing. Agility automatically generates RTL descriptions from high-level C/ C++/ SystemC source for popular ASIC/ SoC synthesis flows and gate-level EDIF netlists for high density programmable logic devices.

"Our roadmap for Agility lays out the path to untimed synthesis, but the skill of the designer remains the critical component in a design flow and we've built Agility around them," added Jussel.

For further information about the Agility Compiler or to arrange a demonstration contact your local Celoxica sales office or visit the Celoxica booth, #3951 in the North Hall of the Design Automation Conference, Moscone Center, San Francisco.

About Celoxica

A leader in electronic system level design (ESL), Celoxica is enabling the next generation of advanced electronic products by producing tools, boards, IP and services that turn software into silicon. Celoxica technology raises design abstraction to the algorithm level, accelerating productivity and lowering risk and costs by generating semiconductor hardware directly from C-based software descriptions. Adding to a growing installed base, Celoxica provides the world's most widely used C-based behavioral design and synthesis solutions to companies developing semiconductor products in markets such as consumer electronics, defense and aerospace, automotive, industrial and security. Celoxica is a publicly traded company on the Alternative Investment Market of the London Stock Exchange under the symbol CXA. For more information, visit: www.celoxica.com

Celoxica and the Celoxica logo are trademarks of Celoxica, Ltd. All other brand names and product names are the property of their respective owners

Celoxica Ltd.               
Jeff  Jussel, 512-795-8170             

Email Contact    
VitalCom Marketing & PR     
Lou Covey, 650-366-8212             

Email Contact          
Neesham PR             
Peter van der Sluijs, +44-1296-628-180       

Email Contact

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy