BINACHIP Joins Xilinx ESL Initiative; New ESL Starter Kit Targets Acceleration of High-Performance Embedded Applications Using Xilinx FPGAs

SAN JOSE, Calif.—(BUSINESS WIRE)—July 24, 2006— BINACHIP today announced it is collaborating with Xilinx, Inc. to provide integrated, high-powered electronic system level (ESL) design methodologies that support programmable systems designers targeting embedded processing and digital signal processing (DSP) applications. BINACHIP -- the newest member of the Xilinx ESL Initiative ( -- is focused on automating the creation of high-performance embedded systems to reduce design times from months to days. The Initiative was formed to give software programmers and Xilinx FPGA users detailed information and technical resources for ESL design.

BINACHIP also today announced the immediate availability of an ESL Starter Kit, consisting of BINACHIP-FPGA and a Virtex(TM)-II Pro development board, allowing users to quickly design and build embedded applications that meet their price, performance, and time-to-market constraints.

As part of the Xilinx ESL Initiative, BINACHIP'S flagship product -- BINACHIP-FPGA -- now fully supports the Xilinx ESL flow and the Virtex-II Pro line of FPGAs. BINACHIP-FPGA lets users determine if a portion of the binary code will benefit from a hardware implementation. If so, it is automatically compiled into hardware and the appropriate hardware/software interfaces are generated, while the remaining code is translated into binary for the target processor. Depending on the application, the resulting implementation can provide a 10X to 50X speedup over a pure software implementation.

"BINACHIP enables designers to easily utilize FPGAs to optimize the performance of their embedded processing or DSP applications, while still using their current software development environment," said Steve Lass, senior director of Software Product Marketing at Xilinx. "We are pleased to have them as an ecosystem partner, and believe this is another important step toward broadening the popularity of ESL design for FPGAs."

"The Xilinx ESL Initiative is having enormous impact on the design community," said Susheel Chandra, BINACHIP president and CEO. "We are very happy to be working with them and look forward to providing advanced design methodologies to our mutual customers in the years ahead."


BINACHIP's ESL Starter Kit is available now. Price is $4,995 and includes a three-month license for BINACHIP-FPGA and a Xilinx Virtex-II Pro development board. For additional information or to order, contact

About Xilinx ESL Initiative

The Xilinx ESL Initiative is a multi-faceted program aimed at proliferating high-level design methodologies and tool flows for FPGAs. The goal is to make it easier for hardware designers and software programmers to leverage Xilinx programmable devices for their next generation systems. Xilinx and participating companies are focused on improving ease of use, quality of results and interoperability standards through technical collaboration, cooperative marketing and joint educational activities. For more information about the Xilinx ESL Initiative, visit


BINACHIP develops and markets software products and services that enable embedded systems developers to design and implement high-performance applications within their price/performance and time-to-market constraints. It also enables seamless migration of software from older-generation, general-purpose, embedded processors into newer hardware, and mixed hardware/software platforms of the future. BINACHIP's core technology is the result of work done at Northwestern University by co-founder Professor Prith Banerjee and his team. He is currently Dean of the College of Engineering at the University of Illinois at Chicago. BINACHIP is privately held with offices in San Jose, Calif., and Glenview, Ill. For more information and to download demo versions of BINACHIP software:

Jim Lochmiller, 541-821-3438

Email Contact

Review Article Be the first to review this article
CST: Webinar October 19, 2017


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise