Silistix to Demonstrate CHAIN Self-Timed Interconnect at the 2006 Design Automation Conference

SAN FRANCISCO, CA -- (MARKET WIRE) -- Jul 18, 2006 -- Silistix, a provider of innovative software for on-chip communications solutions, will be demonstrating its self-timed chip interconnect, which provides power-dissipation and design-productivity improvements over traditional on-chip, clocked, synchronous bus architectures, at the Design Automation Conference (DAC).

Silistix will be exhibiting at DAC and presenting two demonstrations in Booth 1714. Each demonstration will feature CHAINworks™, a tool suite for the development of self-timed on-chip interconnect.

The first demonstration will show a functional design using self-timed interconnect generated using CHAINworks. This demo will let the observer view the asynchronous signaling of the self-timed fabric as data is transferred through the design, clearly showing the advantages of self-timed technology.

The second demonstration will show CHAINworks integrated with the CoWare Platform Architect and CoWare Model Designer ESL tools, showing how putting ESL tools into the design flow allows designers to identify and resolve system problems earlier in the design cycle.

Come by Booth 1714 to talk with David Fritz, Silistix CEO and see CHAINworks in action.

What: Demonstration of the CHAINworks tool suite for developing self-timed interconnect fabrics

Where: Design Automation Conference (DAC), San Francisco, CA, Silistix Booth #1714

When: July 24-27, 9AM-6PM Monday through Wednesday, 9AM-1PM Thursday

Contact:
Pat Corcoran
Cain Communications
503-284-1563

Email Contact





Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
SoC Design Engineer for Intel at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy