Nascentric Joins Cadence Connections Program

AUSTIN, Texas—(BUSINESS WIRE)—June 27, 2006— Nascentric, developer of Nascim the next-generation Fast-SPICE simulation and verification technology, today announced its membership in the Cadence Design Systems, Inc. Connections(R) program. Nascentric will build a customer-driven API to seamlessly interface AuSIM (pronounced AWE-sim) with the Cadence(R) Virtuoso(R) Spectre(R) Circuit Simulator.

"With design teams dispersed across the globe, circuit designers have access to a diverse set of tools and design platforms. The ability to effectively use those tools to design successful silicon requires seamless tool integration," said Dennis George, director of marketing for Nascentric. "Membership in the Cadence Connections program enables us to provide a smooth production flow for our mutual customers."

AuSIM is the first in a series of advanced transistor-level simulation and analysis products enabling design teams to accurately analyze larger and more complex circuits up to 10x faster than previously possible.

About Cadence Connections Program

The Cadence Connections program promotes interoperability in all areas of electronic design, bringing value and third-party solutions to our customers' design chain. Connections program members develop integrated software solutions that extend and add value to Cadence's leading design and verification technology. With more than 130 member companies, the Connections program has the industry's largest collection of third-party solutions working together with Cadence to make our mutual customers more successful. Information about the Connections program may be found at www.cadence.com/partners/connections/.

About Nascentric

Nascentric is a privately held company headquartered in Austin, Texas. Nascentric delivers state-of-the-art simulation and analysis solutions addressing nanometer design issues related to timing, power and signal integrity. Our products allow designers to quickly simulate, analyze and verify larger and more complex circuits, improve design quality, and facilitate higher yields. The Nascentric management team brings decades of combined electrical engineering and electronic design automation experience to bear on the challenge of delivering full-chip simulation and analysis focused on eliminating silicon re-spins due to nanometer effects.

Nascentric, the Nascentric logo, and Nascim are trademarks of Nascentric, Inc. All other company or product names are the registered trademarks or trademarks of their respective owners. For more information call 1-512-225-8800, or visit us on the web at www.nascentric.com.

Cadence, the Cadence logo, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. in the U.S. and other countries.



Contact:
Nascentric, Inc.
Dennis George, 512-225-8775

Email Contact
or
VitalCom Public Relations
Lou Covey, 650-366-8212

Email Contact



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy