Cadence Unites Industry Leaders to Overcome Low-Power Barriers for the Electronics Industry

SAN JOSE, CA -- (MARKET WIRE) -- May 22, 2006 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) announced today the formation of the Power Forward Initiative to address obstacles to lower power IC design facing the electronics industry. Members of the Initiative include Advanced Micro Devices (AMD) (NYSE: AMD); Applied Materials, Inc. (NASDAQ: AMAT); ARM [(LSE: ARM) (NASDAQ: ARMHY)]; ATI Technologies Inc. (TSX: ATY) (NASDAQ: ATYT); Cadence Design Systems, Inc. (NASDAQ: CDNS); Freescale Semiconductor (NYSE: FSL) (NYSE: FSL.B); Fujitsu Limited (TSE: 6702); NEC Electronics Corp. (TSE: 6723); and Taiwan Semiconductor Manufacturing Company (TSMC) (TSE: 2330) (NYSE: TSM). The Initiative will draw on the expertise of leading technology companies, with the goal of enabling the design and production of more power-efficient electronic devices.

The Power Forward Initiative will link design, verification and implementation to reduce risk and increase predictability in chip power reduction. Members will work to adopt a new automated design infrastructure aimed at reducing chip power consumption. To achieve its goal, the Power Forward Initiative charter calls for, among other things, the refinement and promotion of a new open specification that captures essential design intent for power and links the design, implementation and verification domains. The group aims to begin the industry open standardization process starting in 2007.

"Cadence believes the greatest gains in developing low-power technology can be made at the architectural level, and we've already been investing in technologies that enable IP re-use and portability," said Mike Fister, president and CEO of Cadence. "By uniting industry leaders, the Power Forward Initiative will steer the industry toward a broader, more systematic, and much more integrated approach to low-power design, providing a platform to enable higher-level exploration while leveraging the good building-block work we've all already done."

"As microprocessor designs shrink and advance, power consumption is top of mind in any new design," said Marty Seyer, senior vice president, Commercial Sector, AMD. "Increasing performance levels at the expense of increasing power consumption is unacceptable in current and future processors. We look forward to working through the Power Forward Initiative to create and deploy new design automation approaches that reduce power effects of increased semiconductor device performance."

Getting Started with Common Power Format

Recognizing the need for a broad-based method of specifying power-management design intent across the entire design chain and for ensuring smooth collaboration and high-yield manufacturability, the Initiative members will have access to the first version of the Common Power Format (CPF). This new specification language addresses the limitation in the design automation tool flow by capturing the designer's intent for power management. The Common Power Format enables all design- and technology-related power constraints to be captured in a single file and applies that file across the design flow, providing a consistent reference point for design development and production.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

For more information, please contact:
Michael Fournell
Cadence Design Systems, Inc.

Email Contact

Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Applications Engineer for intersil at Palm Bay, FL
Design Verification Engineer for intersil at Morrisville, NC
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise