Verific Welcomes Tenison as Latest Customer

ALAMEDA, Calif.—(BUSINESS WIRE)—April 12, 2006— Verific Design Automation today announced that Tenison Design Automation, a company focused on removing the barriers to ESL adoption, has licensed its hardware description language (HDL) Component Software.

Verific's VHDL parser and static elaborator are utilized as the front end for Tenison's newly announced VTOC VHDL/mixed language product. By licensing Verific's technology, Tenison was able to extend VTOC synthesis quickly to understand the complex structures of VHDL as well as the currently supported Verilog. Tool developers taking advantage of Verific's front end compiler technology are able to get to market earlier with an already proven parsing/elaboration technology.

"We are committed to increasing our customers' profitability through software solutions that accelerate system design," remarks Jeremy Bennett, chief technology office (CTO) of Tenison Design Automation. "Verific's HDL Component Software was instrumental in us being able to more quickly support our customer's needs."

"Tenison is an innovative company providing products to accelerate ESL adoption," adds Michiel Ligthart, chief operating officer (COO) at Verific. "We're pleased to partner with Tenison in its vision and customer needs."

About Verific Design Automation

Verific Design Automation was founded in 1999 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based SystemVerilog, Verilog and VHDL front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 45,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Website:

About Tenison

Tenison products provide the cornerstone for bridging the Model Gap in ESL design. Its' products span from 'concept-to-delivery' for synthesizing RTL into models at higher levels of abstraction for system level design. Customers include ST Microelectronics, Conexant Systems, Samsung, Ricoh, Renesas, Skyworks Solutions and other Fortune 100 companies. For more information, please visit

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

Public Relations for Verific
Nanette Collins, 617-437-1822

Email Contact
Public Relations for Tenison
Leslie Cumming, 415-285-2352

Email Contact


Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise