Synopsys Discovery(TM) Verification Platform Provides a Complete Verification Solution From System Level Through RTL to Gates
"We selected Synopsys for our verification needs because they provide a complete solution from algorithm design to implementation," said Bertrand Debray, Sequans vice-president of Engineering. "It is important to us that an electronic system-level (ESL) tool for algorithm design and analysis be linked closely with the RTL verification process. Synopsys provides this connection with its well-integrated combination of System Studio and the VCS solutions. In addition, the Formality formal equivalency checking process ensures that our RTL is consistent with our final ASIC implementations."
"Synopsys' Discovery Verification Platform is the industry's leading system, RTL and gate-level verification solution. The VCS solution's integrated high-performance testbench-based verification environment is ideal for verifying complex chips in the rapidly growing WiMAX space," said George Zafiropoulos, vice president of Marketing, Verification Group, Synopsys, Inc. "This integration, when combined with our Reference Verification Methodology (RVM), yields a complete, high-performance process for verifying the industry's largest and most complex chips."
Synopsys Discovery Verification Platform
The Discovery Verification Platform is a unified environment that provides high performance and efficiency of interaction among all platform components, including mixed-HDL simulation, mixed-signal, system-level verification, assertions, DesignWare(R) verification intellectual property, code coverage, functional coverage, testbenches and formal analysis. Combined with support for industry-standard hardware design and verification languages, including Verilog, VHDL, SystemVerilog, SystemC(TM) and OpenVera(R), and Synopsys' proven Reference Verification Methodology, the Discovery Verification Platform helps designers achieve higher levels of verification productivity by contributing to first-time silicon success within required project cycles.
Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/ .
NOTE: DesignWare, Formality, OpenVera, Vera and VCS are registered trademarks of Synopsys, Inc. Discovery is a trademark of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Editorial Contacts: Isela Warner Synopsys, Inc. 650-584-1644 Email Contact Khyati Shah Edelman 650-429-2769 Email Contact
Web site: http://www.synopsys.com/