Jasper Design Automation Names Claudionor Coelho as Vice President of Engineering; Formal Industry Veteran to Lead Growing Multi-National Engineering Team Located in US, Sweden and Brazil

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—Feb. 6, 2006— Jasper Design Automation, provider of breakthrough high-level formal verification solutions, today named Claudionor Coelho as Vice President of Engineering. Claudionor Coelho is an accomplished formal verification industry veteran, having led development of the BlackTie(TM) model checker and the OVL standard while at Verplex Systems. He has been contributing to Jasper's technology for over a year as a member of Jasper's Technical Advisory Board (TAB), and personally established and managed Jasper's highly successful Brazil development site. Dr. Coelho has also been a professor, an award-winning author, and an entrepreneur who has founded several successful startups. Dr. Coelho replaces Nafees Qureshy, who is leaving Jasper to pursue other career options.

"Given his insightful contributions as a member of Jasper's TAB, and his skillful establishment and management of our development site in Brazil, Claudionor is ideally suited to lead our growing multi-national engineering team," said Kathryn Kranen, president and CEO of Jasper. "His depth of knowledge and experience in formal verification, combined with his excellent management skills and visionary leadership, will serve to drive Jasper's industry-leading formal technology forward and help to deliver exceptional value to our customers."

"Having been involved with Jasper since the founding of its technical advisory board, I am extremely impressed with the engineering team and look forward to serving in a leading role with this company," said Claudionor Coelho. "Jasper's name is synonymous with systematic verification, and I look forward to leading this talented multi-national team as we advance the state of formal verification and continue to make it a competitive advantage for our customers."

Before joining Jasper Design Automation, Claudionor Coelho served in technical and upper management positions in several US companies, including Integrated Information Technology (Nasdaq:EGHT), where he led the formal verification of a pipelined high-performance processor, and in Verplex Systems, now part of Cadence (Nasdaq:CDNS), where he directed the BlackTie team and was responsible for the development of OVL. He was also a founder of several successful startups, and he was a counselor for FirCapital Partners in startup strategy and technology. Coelho obtained his BSEE, summa cum laude, and MSCS from the Federal University of Minas Gerais in Belo Horizonte, Brazil; his PhD in EE/CS from Stanford University; and his MBA from IBMEC/MG. Dr. Coelho has written award-winning papers and books, and was a contributing author to "Advanced Formal Verification" from Kluwer Academic Publishers. He is also an Associate Professor at the Computer Science Department at the Federal University of Minas Gerais, Brazil.

About Jasper Design Automation

Jasper Design Automation is a privately-held Electronic Design Automation (EDA) company with a mission of making full formal IC verification a competitive advantage for its customers. The company's flagship product, JasperGold(R) Verification System, is the first verification product to deliver systematic complete verification, and accomplishes this task within predictable, finite schedule constraints. JasperGold formally verifies that complex IC design blocks meet high-level requirements defined in their specifications, and also pre-verifies IP blocks for use under all usage modes, without any testbench development. JasperGold automatically isolates bugs with a fast, unique debugging capability. By isolating bugs earlier than simulation or formal-assisted simulation tools, and then proving the absence of bugs, JasperGold trims crucial months off design schedules. For further details on how to achieve complete verification, and improve verification productivity, predictability and verification reuse, please visit http://www.jasper-da.com.

Jasper Design Automation, the Jasper Design Automation logo, JasperGold and Formal Testplanner are trademarks of Jasper Design Automation, Inc. All other names mentioned are trademarks, registered trademarks, or service marks of their respective companies.

ThinkBold Corporate Communications
Francine Bacchini, 408-839-8153

Email Contact

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise