IP Marketplaces


D&R Gateway is a secure and confidential portal offering IP catalog data update services. Twenty five providers have been selected as pre-qualified providers by at least one large OEM. From this portal the confidential data about their IP portfolio is transferred into the target intranet catalogs of the OEM companies with whom an agreement has been signed. This data transfer is performed without the intrusion of the OEM and through straightforward Java import/export mechanisms patented by D&R.

With 37,000 registered users D&R delivers lead services to the providers. D&R has also addressed the reuse challenge by offering proven Services and Software products with emphasis on Web cataloging, IP Data import in intranet catalogs, Silicon IP packaging and delivery platform up to full intranet collaborative SoC design environment.

D&R delivers two products which, combined, create a comprehensive intranet Reuse infrastructure. It provides an IP supply chain delivering external IPs as well as internal IPs from the designer site to the user site under the control of an IP management system hosting the corporate IP directory. In 2001 D&R introduced IP Manager Services, software for internet /intranet IP directory creation and management. It offers flexible catalog creation capabilities, life cycle support, unique catalog import /export primitives between companies without firewall intrusion, sophisticated access control and advanced user support. In 2002 the firm introduced a companion tool e Design Manager, an IP packaging and delivery software; It aims at describing or publishing the set of documentation, design and qualification files delivered over the intranet for allowing the integration of the IP in e design by a XML schemes, triggering the transfer of the files from a design data base to a delivery platform from which a designer can download the IP under a customizable protocol.

The company has been profitable since its creation. Net benefits of $150K, $225K and $150k were reported in 2000, 2001 and 2002 respectively. In 2005 D&R intends to raise VC investment. The portal boasts 100,000 page views per month, 15,000 daily updated IP/SOC products descriptions and the on going client/provider matching activity. D&R has over 150 portal partners.

SIPAC, System Integration & Intellectual Property Authoring Center, is a non-profit organization founded in April 2001 with support from the Korean Intellectual Property Office (KIPO) to deal with the urgency of semiconductor or silicon intellectual property design and distribution in Korea. Since 2001, SIPAC has established an IP trading system providing a variety of IP related services and now including more than one thousand IP catalog information registered therein so as to foster IP transaction, developed IP related guidelines such as HDL coding guideline, AMS design guideline, IP registration guideline, IP deliverables guideline, etc., and constructed an Internet-based IP verification and evaluation System that enable IP trading system users to verify and evaluate their own IP directly on line. In addition, SIPAC has been cooperating with a number of foreign IP/SoC related organizations as Korea's representative IP/SoC organization to exchange information regarding IP transaction and design standards. Recently, SIPAC joined OCP-IP and collaborates with OCP-IP to create Korean website in OCP-IP. This year, SIPAC has plans to make Korean IP/SoC standards based on SIPAC IP/SoC guidelines and to develop SIPAC IP Quality Standard so that IP sellers and buyers can evaluate the quality of IP objectively by using this standard before they transact the IP.

Taiwan SoC Consortium (formerly named the Silicon IP Consortium) is a non-profit organization founded in January 2000 and formed by the Industrial Technology & Research Institute (ITRI). Member companies include fabless design houses, integrated devices manufacturers, system vendors, foundries, EDA companies, SIP & design service companies and semiconductor research organization, etc. Among the main goals of Taiwan IP Gateway is to facilitate the IP information sharing and IP exchange for IP industry, especially for Taiwan IP industry.



Weekly Highlights

EDA News

Mentor Graphics CEO to Keynote SBC 2005

Synopsys Owns Inventions in Magma Litigation

Atrenta Introduces Predictive Analysis Solution, Providing Earlier, Better Optimization of Chip Designs

EDAC Technologies Reports Fifth Consecutive Quarterly Profit

Synopsys and Magma Served With Motion to Make Public the Deposition Transcript of Dr. Lukas van Ginneken

Nassda Updates Schedule for Anticipated Closing of Acquisition by Synopsys

Atrenta Introduces Industry's First Predictive IC Verification Solution, Enabling Early Detection and Prevention of Critical Chip Bugs

Mentor Graphics and LSI Logic Announce Seamless Product Support for ZSP Processor Cores

Synopsys Announces Earnings Release Date and Conference Call Information for the Second Quarter of Fiscal Year 2005

DongbuAnam Semiconductor Selects InCyte From Giga Scale IC for Early Silicon Estimation and Exploration

TransEDA Announces Automatic Verification for AMBA AXI-Based Designs

Flarion Technologies Selects EVE's Hardware-Assisted Verification Platform for Design of Next-Generation Wireless Internet Chipset; ZeBu Used for Regression Testing of the Flarion System

AWR Announces Record Performance for Fiscal Year 2005; High-Frequency EDA Supplier Achieves Product Bookings Growth of 38%

Plastic Omnium Auto Exterior Achieves Engineering Productivity Gains with the MatrixOne PLM Platform; MatrixOne's Solutions Optimize Core Business Processes and Improve Collaboration Between Partners

SIPAC Becomes OCP-IP Member and Helps Launch Korean Language Website

Mentor Graphics Extends Catapult C Synthesis Product; Enables 20X to 100X Faster Verification with SystemC

MatrixOne PLM Provides End-to-End Solutions for New Product Introduction with Product Portfolio Management and Synchronous Engineering Capabilities

New Cadence Incisive Formal Verifier Extends the Power of Formal Analysis to Designers' Desktops; Designers Benefit from Improved Productivity and Increased Quality of Functional Verification

Sequence Design Joins ARM Connected Community

IP & SoC News

MagnaChip Semiconductor Introduces Superior OLED Product

SiNett Teams with SafeNet to Bring Secure, Integrated Enterprise Networking Products to Market; Collaboration Combines Industry's First Purpose-Built Unified Access Switch Processor with Leading Network Security Software Solution

Atmel's FPSLIC II Dynamically Reconfigurable SoC Supports 'Silicon-Sharing' for Peripherals & Interfaces

Agere Systems Announces World's First Integrated Offering To Enable Convergence of Current, Future Wireless Network Deployments

Strategy Analytics: Growing Automotive ASIC Market Provides $2.4 Billion Opportunity; Mixed-Signal And Digital Automotive ASIC Opportunities Attract Niche And Major Semiconductor Players

Virtual Silicon Issues DFS Challenge; "No-Lose" Contest Pits Designers Tough Cases Against Innovative IP Claims

TimeSys Introduces Linux Development Kits for a Wide Range of Freescale Processors Based on PowerPC Cores; Rapidly Commercializes Latest Freescale-developed Linux Through TimeSys OnBoard Program for Semiconductor Vendors

Altera Sets the Standard for Productivity in High-Density Design With Latest Quartus II Software

Actel Slashes Prices for Flash FPGAs in Military Temperature Plastic Packages

National Semiconductor Introduces Simple-to-Use Boomer Audio-Synchronized LED Driver

Kingston Launches Line of Validated ValueRAM Modules for Intel-based Servers

WJ Communications Introduces High Linearity Mixers for 3G Wireless Markets; Expands Product and Technology Offering for CDMA 2000/WCDMA/UMTS Cellular Applications


« Previous Page 1 | 2 | 3 | 4  Next Page »



Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise