Sandwork Design Chosen by Faraday to Debug Analog and Mixed-Signal Chip Designs

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—July 19, 2005— Sandwork Design, Inc. today announced that its analog and mixed-signal circuit debugging tools have been incorporated into the design flow of Faraday Technology Corporation (TAIEX: 3035), a leading fabless ASIC vendor and silicon intellectual property (SIP) provider that annually ships more than 120 million chips worldwide.

Faraday's analog and mixed-signal design teams are using Sandwork's tools to debug high-speed, high-precision, high-accuracy designs such as analog-digital converters (ADCs), phase-locked loops (PLLs), and network semiconductor intellectual property (SIP).

"Faraday is a world-class ASIC/system-on-chip design service company with proficiency in SoC and multi-million-gate design and optimization," said Sandwork Design's president and CEO Jack Yao. "To ensure their designs meet specifications, Faraday engineers have to analyze huge Spice-level simulation waveform data files from multiple simulators. We're thrilled that our waveform viewing technology, coupled with universal wave format coverage, was ideal for their needs."

Faraday purchased Sandwork's WaveView Analyzer(TM), a powerful waveform analysis tool used by designers of analog and mixed-signal ICs to view and summarize data produced by SPICE-level and Verilog simulators. WaveView Analyzer is equipped with various built-in measurement utilities for designs such as memory, PLL, DSP, ADC and DAC that let designers quickly summarize simulation results into useful design parameters. In addition, the analysis command environment option allows customization and automation for complex design-specific analysis.

"WaveView Analyzer lets us easily process large waveform files with multiple formats," said Dr. George Hwang, vice president of R&D and Marketing at Faraday. "We especially like the way we can view eye diagrams, ADC analysis, and the dynamic meter for design analysis, and compare them in a single environment."

Before adopting the Sandwork tools, Faraday engineers would write code in Matlab or use the "netlist measure" statement to see the text output. But having the Sandwork tools, which complement their HSPICE simulation flow, Faraday has tightened their analog / mixed-signal design turnaround time.

About Sandwork Design

Sandwork Design, Inc. develops transistor-level debugging and waveform analysis software for complex analog and mixed-signal semiconductors and systems on a chip. Sandwork's netlist debugging and waveform analysis products allow customers to shorten design cycles and improve chip performance. Headquartered in Mountain View, Calif., Sandwork is privately held and has been profitable since 2001. Further information is available at the company's website at

About Faraday Technology Corporation

Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company's broad IP portfolio includes 32-bit RISC CPUs, DSPs, and PHYs/Controllers for USB 2.0, Ethernet, Serial ATA and PCI Express. With more than 500 employees and 2004 revenue of US$159 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China. For more information, please visit

WaveView Analyzer is a trademark of Sandwork Design, Inc. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Sandwork Design, Inc.
Wu-Yi Chin, 650-988-9934

Email Contact
Cayenne Communication -- PR for Sandwork
Lois DuBois, 650-851-8256

Email Contact
Maojet Technology Corp.
Ted Tsai, +886-2-2567-7643

Email Contact
Faraday Technology Corporation
Diana Wu, +886.3.578.7888 ext: 8032
Email Contact
Selina Ko, +1.408.522.8888 ext: 139
Email Contact

Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise