Celoxica Joins Synopsys in-Sync Program for Verification And Implementation

System-level and Custom IP Designers Benefit From Flow Development Connecting Celoxica's Suite of ESL Design Tools to the Synopsys Design Compiler Family

ABINGDON, England—(BUSINESS WIRE)—Jan. 20, 2005— Celoxica, a leading provider of C-based design and synthesis solutions, today announced design flow development through the Synopsys(R) (Nasdaq:SNPS) in-Sync(R) program. This development formalizes the interoperability between Celoxica's Agility Compiler and DK Design Suite with the Design Compiler(R) synthesis solution from Synopsys, Inc.

Celoxica's design tools for system level co-design and the rapid development of custom intellectual property cores from C-algorithms, enable designers to retain their single source C files through design exploration, verification and implementation. Celoxica's ESL approach provides the capability for the automatic generation and synthesis of IEEE compliant RT level VHDL, Verilog and FPGA netlists from ANSI-C or SystemC algorithmic descriptions.

"Celoxica's tools have become a distinctive part of the ASIC/SoC design flow, now that it connects to the leading hardware implementation flow," said Jeff Jussel, vice president of Marketing for Celoxica. "Linking the Celoxica ESL tools to Synopsys' Design Compiler tools is an important step in realizing the full potential of ESL design."

The development and verification of tool interoperability is being managed through the Synopsys in-Sync program. The initial focus is the optimization of RTL generated from Celoxica's tools for Design Compiler tools.

"For years Synopsys has initiated programs of its own and worked with standards bodies and industry organizations to advance tool interoperability throughout the electronic design automation industry," said Karen Bartleson, director of Interoperability at Synopsys, Inc. "Through the in-Sync interoperability program, Synopsys enables EDA vendors to identify and implement interoperable design flows that maximize the productivity of our mutual customers."

About Celoxica

An innovator in Electronic System Level (ESL) design, Celoxica supplies the design technology, IP and services that define Software-Compiled System Design, a methodology that exploits higher levels of design abstraction to dramatically improve silicon design productivity. Celoxica's products address hardware/software partitioning, co-verification and C-based synthesis. Established in 1996, Celoxica offers a proven route from complex algorithms to hardware, and provides a portfolio of ESL design tools that deliver significant productivity advantages for digital signal processing applications such as imaging, electronic security and communications. For more information, visit: www.celoxica.com.

Celoxica and the Celoxica logo are trademarks of Celoxica, Ltd. Synopsys, Design Compiler and in-Sync are registered trademarks of Synopsys, Inc. All other brand names and product names are the property of their respective owners.



Contact:
Celoxica Ltd.
Jeff Jussel, 512-795-8170             

Email Contact    
    or                           
VitalCom Marketing & PR
Karen Tyrrell, 650-366-8212 ext. 204            

Email Contact            
    or                                  
Neesham PR 
Allan Edwards, +44-1442-879-222                    

Email Contact



Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy