AltaSens Adopts Cadence Modus Test Solution for Mixed-Signal Image Sensor Designs

SAN JOSE, Calif., Jan. 11, 2017 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that AltaSens has adopted the Cadence® Modus™ Test Solution for its mixed-signal next-generation image sensors. By using the Modus Test Solution in conjunction with other Cadence digital and verification tools on a 90nm process technology, AltaSens successfully met its aggressive test coverage goals while saving several weeks on design convergence. For more information, please visit

The Modus Test Solution enabled AltaSens to deliver its first complex digital-on-top (DOT) image sensor design much more efficiently. The Modus Test Solution's compression logic allowed AltaSens to perform a single pin test, which reduced the impact on the product package and led to reduced test costs. Using the Modus Test Solution's automatic test pattern generation (ATPG) capabilities, the AltaSens design team was able to meet fault coverage goals rapidly with greater than 98 percent static coverage, ensuring that the design functioned as intended and that there were no manufacturing defects that could compromise the image sensors.

To further ease design development, the Modus Test Solution shares a common user interface with the other Cadence digital and verification tools used by AltaSens, including the Genus™ Synthesis Solution, the Innovus™ Implementation System and the Quantus™ QRC Extraction Solution. This enabled the AltaSens team to handle complex floorplan challenges out of the box. Additionally, the digital flow's integration with the Cadence Incisive® Verification Platform enabled functional verification throughout the design process, speeding time to market.

"The Cadence Modus Test Solution was very easy to use, and we were able to incorporate it seamlessly with our existing flow to create next-generation image sensors," said Vikram Murali, principal physical design engineer at AltaSens. "We've used competitive test solutions previously and decided to switch to the Cadence test solution for this time-sensitive project because we knew it would involve a minimal learning curve and that we'd spend fewer hours on the design."

The Modus Test Solution enables design engineers to reduce test time by up to 3X, bringing down production test costs and increasing silicon profit margins. The next-generation test solution incorporates a patented, physically aware 2D Elastic Compression architecture that enables compression ratios beyond 400X without impacting design size or routing.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
Email Contact 


To view the original version on PR Newswire, visit:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.

Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise