Cadence Delivers Rapid Adoption Kit for Fast Implementation and Signoff of New ARM Cortex-R52 CPU

Highlights:

SAN JOSE, Calif., Sept. 19, 2016 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of a Cadence Rapid Adoption Kit (RAK) for the new ARM Cortex-R52 CPU, which targets complex embedded designs for safety applications in markets including automotive, medical and industrial. The Cadence RAK, which consists of a complete digital implementation and signoff flow, is optimized to work with ARM Artisan physical IP and helps designers reach the highest frequency or lowest power during implementation or create a balance between power, performance and area (PPA)all with reduced turnaround times. For more information on Cadence solutions for ARM-based applications, please visit www.cadence.com/go/armcpurak.

Cadence Logo.

The delivery of the new Cadence RAK enables customers using the new ARM Cortex-R52 CPU to:

  • Optimize PPA implementation with a full-flow reference methodology incorporating Cadence digital and signoff solutions, including the Genus Synthesis Solution, Innovus Implementation System, Quantus QRC Extraction Solution, Tempus Timing Signoff Solution, Modus Test Solution and multiple Conformal® products
  • Accelerate implementation of low-power physical designs with the Cadence System-to-GDSII flow
  • Implement a highly power-efficient architecture for embedded devices using the complete Cadence low-power, multiple-power-domain flow using IEEE 1801 standard constraints

"We designed the ARM Cortex-R52 from the ground up to address functional safety demands in a diversity of applications," said James McNiven, general manager for CPU and media processing groups, ARM. "Markets with an immediate need for its capability include automotive, industrial and health care as advanced robotics and autonomous vehicles have specific safety-critical requirements. The latest Cadence RAK will support customers using the ARM Cortex-R52, enabling the rapid development and deployment of SoCs."

"We worked closely with ARM to optimize our advanced digital implementation and signoff solutions with the ARM Cortex-R52 CPU, so our customers can start creating innovative embedded designs today," said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. "We have thoroughly tested the RAK so that designers can adopt these innovative technologies with confidence and deliver low-power Cortex-R52 devices quickly, enabling early silicon delivery."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. ARM, Artisan, and Cortex are registered trademarks of ARM (or its subsidiaries) in the EU and/or elsewhere. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/cadence-delivers-rapid-adoption-kit-for-fast-implementation-and-signoff-of-new-arm-cortex-r52-cpu-300330509.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article
SI2

ClioSoft: Design Hub

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy