DVCon Europe 2016 announces its Technical Program, Early Discounted Registration Opens

Registration discount applies through September 29th, 2016

Munich, Germany, September 14th, 2016 - 

WHO/WHAT: The Design and Verification Conference (DVCon) & Exhibition Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design. This is Europe’s premier event for electronic design and verification engineers to refresh their knowledge and update their skills and techniques.

The Technical Program for DVCon Europe 2016 is now available, and includes 15 paper sessions, 16 tutorials, a vendor exhibition, keynote speeches and a gala dinner. The program covers the following themes:

  • UVM techniques and advances
  • SystemC methodology evolution
  • Analog mixed signal design
  • Software and firmware design considerations
  • Power optimization tools and techniques
  • Advanced verification, including Portable Stimulus
  • Next generation simulation and formal verification
  • Functional safety and high reliability development
  • Advances in design languages and other standards
  • Contemporary design challenges and solutions

The Highlights of DVCon Europe 2016 are:

  • Practical information on a broad range of topical Design and Verification subjects
  • 16 tutorials provide updates and information on the latest techniques and flows
  • 30 informative, high-quality papers on leading technological advancements
  • 10 “Lightning Talks”: a new concept providing informational discussions
  • 2 Keynotes and dinner talk from industry luminaries
  • Exhibition of the latest tools, IP and services from industry leading vendors
  • Gala dinner and networking breaks included

Early bird registration discount is available through September 29th, 2016. Registration is sponsored by Mentor Graphics. Register today at:  www.dvcon-europe.org/registration.

WHEN: Wednesday October 19th and Thursday October 20th, 2016

WHERE: Holiday Inn Munich City Center, Hochstrasse 3, 81669 Munich, Germany
Tel: +49 (0) 89-4803-0 | Hotel Website | Special hotel rates for
attendees until September 19th, 2016

ABOUT ACCELLERA SYSTEMS INITIATIVE

Accellera Systems Initiative (Accellera) is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit accellera.org. For membership information, please email Email Contact.

Accellera Systems Initiative and DVCon are trademarks of Accellera Systems Initiative Inc. All other trademarks and trade names are the property of their respective owners.



Contact:

Annette Bley
Annette Bley PR
Phone: +44 (0) 7973 801132
Email:  Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy