ESD Alliance to Host Evening Dedicated to IP Challenges September 14

SAN JOSE, CA -- (Marketwired) -- Sep 01, 2016 --


WHO:
The Electronic System Design (ESD) Alliance, an international association of companies providing goods and services throughout the semiconductor design ecosystem

WHAT:
Will host a panel titled, "Semiconductor IP issues that keep you up at night," that will outline challenges facing intellectual property (IP) companies and their users

WHEN:
Wednesday, September 14, from 6 p.m. until 8:30 p.m. Light snacks and beverages will be served during the networking hour from 6 p.m. until 7 p.m.

WHERE:
Silvaco
Building 3
4701 Patrick Henry Drive
Santa Clara, Calif.

Warren Savage, chair of the ESD Alliance's Semiconductor IP Working Group and Silvaco's general manager of the IP Division, will open the discussion with an introduction about IP. It will be followed by a panel with experts Eric Stein from PwC and Rob Ballow of KPMG, who will share their advice on best practices, offer ways to implement them and answer audience questions.

This event is open to all ESD Alliance member companies free of charge. Non-ESD Alliance members are welcome to attend. The cost is $40, payable online or at the door. For more information, go to: http://goo.gl/0qzvh2. To register, go to: http://conta.cc/2cgGz5V.

For more information about the ESD Alliance, visit: www.esd-alliance.org

About the Electronic System Design Alliance
The Electronic System Design (ESD) Alliance, an international association of companies providing goods and services throughout the semiconductor design ecosystem, is a forum to address technical, marketing, economic and legislative issues affecting the entire industry. It acts as the central voice to communicate and promote the value of the semiconductor design industry as a vital component of the global electronics industry. For more information about the ESD Alliance, visit http://www.esd-alliance.org

All trademarks and registered trademarks are the property of their respective owners.

For more information, contact:
Nanette Collins 
Public Relations for the ESD Alliance 
(617) 437-1822

Email Contact





Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for intersil at Morrisville, NC
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise