NI AWR Software Showcased at NIWeek 2016

EL SEGUNDO, Calif. – July 26, 2016

What:

The latest technologies in  NI AWR Design Environment™ will be showcased during NIWeek 2016 taking place at the Austin Convention Center on August 1-4.  Highlights include:

Academic Pavilion – August 1, 10:00 a.m. – 5:00 p.m.

  • Poster presentation from IMS2016 High-Efficiency Power Amplifier Student Design Contest winners Paolo Enrico de Falco and James Birchall, doctoral students in communications at the University of Bristol, Bristol, UK 

Automated Test Pavilion – August 2-3, 10:00 a.m. – 6:00 p.m. 

  • NI AWR Design Environment’s 5G waveform library as well as system-, circuit- and electromagnetic-level design will be demonstrated 

Improving the  Semiconductor Design-to-Test Flow Panel  – August 2, 10:30 a.m - 11:30 a.m., ACC Meeting Room 2 

  • Experts in chip design, verification and test from Intel, Texas Instruments, Melexis, Cadence Design Systems and National Instruments will present their views on the challenges and potential solutions for improving the overall semiconductor development process.  A question and answer session will follow at the end of the panelists’ presentations. 

Additionally, MaXentric Technologies is an NI Engineering Impact Award Nominee.  MaXentric was nominated for its case study, Design Optimization of Envelope Tracking Power Amplifiers for 5G LTE Using NI Test and Measurement With NI AWR Software, written by lead engineer, Dr. Jonmei "Johana" Yan, lead engineer. The NI Engineering Impact Award dinner and announcement of the winner will be held Tuesday evening, August 2.

For complete details on NI AWR software activities during  NIWeek 2016, visit awrcorp.com/news/events/event/niweek-2016  

Where:

Austin Convention Center, Austin, TX. 

When:

August 1-4, 2016.

 


Contact:

Sherry Hess
Vice President of Marketing, AWR Group, NI
(310) 726-3000
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy