eMemory’s NeoEE Solution Facilitates Module Integration for Fingerprint Applications

Hsinchu, Taiwan - July 13, 2016 – eMemory announces today that in addition to offering NeoBit IP to enhance fingerprint ICs security, its NeoEE solution for fingerprint applications has also been embedded in customer products for volume production. NeoEE IP, an embedded logic multiple-time programmable (MTP) solution, is an excellent replacement for the portable EEPROM IC and further facilitates fingerprint module integration. Its features of low voltage operation and low power consumption during programming have enhanced the flexibility of both design and testing phases. NeoEE IPs with a variety of macro specifications are now available in 0.18um to 0.153um logic process platforms for fingerprint applications. 

MTP memory is highly demanded for fingerprint applications because it enables superior product performance through trimming and comprehensive settings that identify different types of features. Moreover, the readiness for data access during power-on periods before the chip is enabled and the feature of low power consumption for writing parameters are also required for the MTP solutions. 

NeoEE IPs feature low voltage operation and low power programming, which offer fingerprint clients an excellent MTP solution that fulfills power domain and consumption needs while integrating MTP functions with the main module by embedding NeoEE IP in the logic process.

“The tendency towards efficient module integration to add product value is apparent,” said Dr. Evans Yang, Vice President of Marketing and Strategy at eMemory. “eMemory’s floating gate family—NeoBit, NeoEE, and NeoMTP—facilitates module integration because of its availability in logic process. Especially for fingerprint model integration, the NeoEE IP will play a key role in replacing the portable EEPROM solution.” 

High growth in demand for fingerprint IC is expected because fingerprint ICs are being integrated in both smartphone products and other products with user identification functions. Thus, we anticipate that demand for the NeoEE IP will increase significantly.




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise