Renesas Adopts Cadence Interconnect Workbench to Accelerate Performance Analysis and Verification of On-Chip Interconnect

Performance analysis and functional verification time sped up by up to 50 percent compared to previous methodology

SAN JOSE, Calif., July 11, 2016 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced that Renesas Electronics Corporation (TSE: 6723) has adopted the Cadence® Interconnect Workbench (IWB) to accelerate performance analysis and verification of their on-chip interconnects by up to 50 percent. Interconnect Workbench provided Renesas with a cycle-accurate performance analysis of interconnect throughout the system on chip (SoC) and micro controller design process by quickly identifying bottlenecks under critical traffic conditions, enabling Renesas to improve device performance and reduce time to market.

Cadence Logo.

"As design complexity increases with more and more IP integrated on a single chip, accurate performance analysis of off-chip memory access and on-chip interconnect becomes more crucial," said Toshinori Inoshita, senior manager, Elemental Technology Development Div. 1, Renesas System Design Co., Ltd. "Cadence Interconnect Workbench is a unique tool which allowed us to accurately monitor the performance of on-chip interconnect, dramatically improving turn around time for design architecture exploration. We're planning to adopt this technology on additional new design projects at Renesas."

Prior to adopting Cadence Interconnect Workbench, Renesas used a traditional methodology to develop performance verification environments and analyze the results. With their previous approach, they analyzed performance at IP, sub-system, chip design cycle independently. Interconnect Workbench, used in conjunction with the Cadence Incisive® Enterprise Simulator and vManager™ planning and metrics, enabled early detection of performance issues and early validation of system performance requirements on an integrated environment. Renesas also used Interconnect Workbench together with the Cadence Palladium® Z1 Enterprise Emulation Platform to accelerate the application-level performance analysis and verification with emulating software loads on their design.

About Cadence

Cadence Design Systems (NASDAQ: CDNS) plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Incisive, Palladium and the Cadence logo are registered trademarks and vManager is a trademark of Cadence Design Systems, Inc. in the United States and other countries.

For more information, please contact:
Cadence Newsroom 
408-944-7039 
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/renesas-adopts-cadence-interconnect-workbench-to-accelerate-performance-analysis-and-verification-of-on-chip-interconnect-300296326.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Renesas Electronics Corporation
Web: http://www.cadence.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
SoC Design Engineer for Intel at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy