Renesas Electronics Streamlines Memory Component Count in Data Center and Enables 60-Percent Reduction in Memory Power Consumption

Renesas provides NSEs ( http://japan.renesas.com/press/news/2015/news20150427.jsp) for the complex communication processing at the 200-Gb class used by external communication interfaces of data centers and backbone communication networks. For communication processing at 100 Gb and below, in applications within data centers having large numbers of ports, Renesas provides a packet header search reference design composed of LLDRAM-III and FPGA. With this new FPGA-based search solution that enables flexible communication and support for rapidly-advancing network technology, Renesas continues its commitment to the communications market with the development of new solutions.

About Renesas Electronics America

Renesas Electronics America Inc., headquartered in Santa Clara, California, is a wholly owned subsidiary of Renesas Electronics Corporation (TSE:6723), the world's number one supplier of microcontrollers and a premier supplier of advanced semiconductor solutions including microcontrollers, SoC solutions, and a broad range of analog and power devices. More information about the products offered by Renesas Electronics America can be found at https://www.renesas.com/en-us/.

(Remarks) All registered trademarks or trademarks are the property of their respective owners.

1 The FPGA that were tested in the reference design are the Virtex UltraScale / Kintex UltraScale FPGA series from Xilinx, Inc.

2 A search entry is an information composed with a search key and a destination for packet forwarding.

3 When using tree bitmaps to search for (48-bit) MAC addresses.

4 According to calculations by Renesas.

5 The 143-bit search key length is supported only when the number of search entries is set to 1 million. The maximum search key length is 71 bits for 2 million entries and 35 bits for 4 million entries.

6 A search key is a unit of data with a specified bit width that is used for packet identification.



Contact:

Voce Communications, Porter Novelli Company
Clint Gordy, 415-975-2268
Email Contact



« Previous Page 1 | 2             



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise