ARM Expands Cycle Model Portfolio with Support for SystemC

EDA collaborations to broaden adoption and enable faster development

Cambridge, UK, June 2, 2016 – ARM announced today the availability of cycle-accurate models of ARM® processor and system intellectual property (IP) with support for industry standard SystemC. Previously only available for use in ARM SoC Designer, ARM Cycle Models now integrate with SystemC environments including commercial offerings from Cadence® and Synopsys, enabling partners to begin their system design and prototyping earlier using a wide range of popular development environments.

"Early SoC architectural exploration and performance estimation have become essential to meet the industry's ever increasing demands on performance," said Javier Orensanz, general manager, development solutions group, ARM. "I am very pleased to extend our collaboration with our EDA partners to include Cycle Models, and together enable the success of the next generation of ARM-powered devices."

ARM Cycle Models have already been used successfully in multiple SystemC virtual prototypes including an automotive SoC design featuring an ARM Cortex®-A53 and Cortex-M7, and a 5G baseband SoC that incorporates a Cortex-R8. In addition, all future Cycle Models will be released with SystemC support.

Broadening Ecosystem Adoption

"Integrating ARM Cycle Models with the Cadence Interconnect Workbench enables more efficient early SoC performance analysis and optimization," said Mike Stellfox, fellow, System & Verification Group at Cadence. "Through our collaboration with ARM, users can simply download a Cycle Model from the ARM IP Exchange and quickly verify system performance goals when simulating using the Incisive® Enterprise Simulator or in hybrid mode with the Palladium® Z1 enterprise emulation platform."

"The ability to run application workloads on cycle-accurate processor models is important to the validation of multicore SoC designs," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "The integration of ARM Cycle Models with Synopsys Platform Architect™ MCO's architecture analysis tool enables our customers to confirm their architecture design decisions earlier in the development cycle."

ARM Cycle Models provide both pin-level and TLM-2.0 interfaces to enable integration into a variety of environments. ARM's IP Exchange portal ( www.armipexchange.com) will be used to configure and compile future SystemC models, ensuring around-the-clock availability.

Select ARM Cycle Models with SystemC support are available today, including Cortex-M7, Cortex-A53 and Cortex-R8, with new models being added regularly.




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise