Excellicon Introduces Smart Budgeting Platform, Helping with Improved Chip Performance, Power, and Area

June 2nd, 2016 - Laguna Hills, CA - Excellicon Inc. an innovative provider of end-to-end timing constraints and clock analysis products announced release of its latest Smart Budgeting platform as part of its ConCert product. The Smart timing budgeting platform extends the already user friendly budgeting capability of ConCert. The smart budgeting allows users to not only do the traditional top down percentage based budgeting but also help the budgets to be fully analyzed in the context of Static Timing Analysis. Employing 4 unique analysis methods empowers designers to fully analyze timing budgets and squeeze every possible timing opportunity from the design. The Smart Budgeting will then be able to provide detailed ECO reports for designer, and help in redistribution of right timing budgets.

Currently there is no feedback from the top-level design when budgeting for timing. As a result the timing budgets are traded off between various partitions without the necessary context of the top-level timing. The disconnect results in many long iterations loops between implementation and front-end design teams; in many cases leaving valuable timing budgets less than optimized leading to area, power and performance waste. Traditionally the budgeting is done early on with little feedback on the impact of such exercise as the project progresses and the floor plans are prepared and routed. Being able to get the proper feedback at all stages of the design allows the user to continually make necessary adjustments for best results.

 “Doing blind budgeting will leave a lot of timing slack on the table. When the budgets are not properly optimized the result is worse chip metrics such as area, power, and performance. Using Excellicon’s methods ensures that the designer fully understands the timing tradeoffs made for each partition and not steal budgets from one partition to fix timing problem of another. Using Smart Budgeting platform will allow optimization of chip metrics which lead to better results as well as faster timing closure cycles” said Himanshu Bhatnagar, Excellicon’s CEO. 

About Excellicon

Excellicon is an innovative provider of end-to-end Timing Constraints Analysis and Debugging solutions for the automation of constraints authoring, completion, and validation from RTL to GDS with innovative analysis and debugging infrastructures. Excellicon products ConstraintsManager, ConstraintsCerTifier, Exception ToolBox (ET), and ConDor address the needs of designers at every stage of SOC design and implementation in a unified environment. – Timing Closure; Done Once! Done Right!



For further information contact:

Rick Eram

Email Contact



Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy