Allegro DVT to Highlight Latest Multi-Format Video Codec Hardware IPs at Upcoming DAC 2016.

Austin, TX - June 01, 2016 - Allegro DVT, the leading provider of video codec hardware IPs and complinace bitstreams, will highlight the latest generations of its multi-format (H.264/AVC, H.265/HEVC and VP9) and highly scalable video IP solutions for integration in SoCs at the Design Automation Conference (DAC) 2016 that will take place in Austin, TX June 6-8.

Allegro DVT offers highly optimized encoding and decoding IP solutions with best in class video quality, silicon area and power consumption. The IPs are built around a true multi-format architecture which allows sharing of HW resources between different codecs and feature a scalable multi-core architecture which can be scaled up or down to match the resolution of the target application. Allegro DVT’s portfolio also includes a silicon proven WiGig WDE (Wireless Display Extension) solutions that enable wireless transmission of audio and video data with visually lossless quality and ultra-low sub-frame glass-to-glass latency.

Over the last 12 years, Allegro DVT has helped major tier-1 silicon vendors build complex SoCs that include image and video processing engines. Millions of products powered with Allegro DVT IPs have been shipped so far. 

Visit Allegro DVT at  DAC 2016, booth  1241June 6-8 in Austin, TX to learn more about our video IP solutions.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, H.265/HEVC and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit  Allegro DVT's website or contact  Email Contact.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
SoC Design Engineer for Intel at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy