sureCore Delivers 40nmULP Memory Compiler

Opens up new power-critical possibilities for IoT applications

SHEFFIELD, England, June 2, 2016 — (PRNewswire) —  sureCore Ltd., the low power SRAM IP leader, today announced the immediate availability of its TSMC 40nmULP process technology memory compiler.

SureCore's new 40nm ULP SRAM IP opens up new power-critical possibilities for IoT applications.  It is subdivided into up to eight system-friendly sleep modes that can be in independently active, retained or powered off modes.

The new compiler facilitates utilization of sureCore's recently announced 40nm Ultra Low Voltage SRAM IP that effectively operates at a record-setting 0.6V across process voltage and temperature.

The new 40nm ULP compiler supports synchronous single port SRAM with operating voltages ranging from 0.6 to 1.21 volts and memory capacities ranging from 8Kbytes to 576Kbytes with maximum word lengths of 72bits.

Previous test chip results revealed an up to 80% savings in dynamic power consumption and a 75% reduction in static power.

The design targets power-critical "keep alive" IoT, wearable and medical applications and delivers up to 50% dynamic power savings.   The SRAM itself is single rail and DVFS compatible. A rich suite of power management options include light sleep, deep sleep and power-down modes. The array is subdivided into up to eight banks that can be in independently active, retained or powered off modes. The compiler also provides Design-for-Test (DFT) and BIST support.

The sureCore low power SRAM IP is proving critical for a variety of IoT, wearable and medical applications that mandate keep alive memory.  It enables automated spoken word or phrase recognition and over or under temperature events.

sureCore's Ultra Low power SRAM enables computing at formerly unattainable low voltages levels of 0.6V. By combining low voltage operation with the leakage characteristics of the underlying process, sureCore has created an SRAM that supports operating speeds down to 20MHz (at 0.6V) and exceeds 300MHz at 1.1V.

"The 40nm ultra-low power process technology is, arguably, the cost effective sweet spot for many IoT, wearable and medical applications where long battery life is must," said sureCore's Executive Chairman, Guillaume d'Eyssautier.  "Mature nodes such as 40nm represent a sweet spot for IoT technical and business challenges and the sureCore Ultra Low power SRAM is quickly being acknowledged the leading power critical solution."

The company also has a 28nm FDSOI compiler and is currently working on a 22nm FDSOI Compiler, according to d'Eyssautier, who identified the technology as another popular IoT node.

About sureCore
sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for current and next generation, silicon process technologies. Its award-winning, world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes.
www.sure-core.com

Media contacts


For Europe and Asia:

For America:

Nigel Robson

Chuck Byers

Vortex PR

Business Practicum

nigel@vortexpr.com

byers.charles@yahoo.com

+44 1481 233080

+1-408-310-9244

 

Photo - http://photos.prnewswire.com/prnh/20160601/374452-INFO

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/surecore-delivers-40nmulp-memory-compiler-300278375.html

SOURCE sureCore Ltd.

Contact:
sureCore Ltd.
Web: http://www.sure-core.com




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy