MaXentric Designs and Optimizes Envelope Tracking PAs for 5G LTE Using NI AWR Software

EL SEGUNDO, Calif. – May 18, 2016 -- MaXentric Technologies, LLC, a specialty R&D firm, has developed an envelope tracking power amplifier (ETPA) using real-time efficiency and linearity measurements for optimizing ETPA design, with flexibility to accommodate different 5G signals. The use of NI AWR Design Environment™, specifically Microwave Office circuit design software and AXIEM 3D planar EM simulator, enabled the designers to significantly reduce PA optimization time without sacrificing measurement accuracy. The close correlation between simulation and measurement enabled them to perform most of the optimizing in software before physically implementing it on the board, thus reducing the number of iterations that had to be performed.

"NI AWR Design Environment enhances the designer's experience by significantly reducing optimization time," said Johana Yan, lead engineer at MaXentric. "In addition, in envelope tracking, the ability to simultaneously simulate one's design at the chip, board, and system level has become paramount in enabling next-generation wideband high-efficiency PA design.''

Where:

The complete success story is available at awrcorp.com/customer-stories/maxentric-technologies-llc.

When:

Immediately.

AWR, AXIEM, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy