MaXentric Designs and Optimizes Envelope Tracking PAs for 5G LTE Using NI AWR Software

EL SEGUNDO, Calif. – May 18, 2016 -- MaXentric Technologies, LLC, a specialty R&D firm, has developed an envelope tracking power amplifier (ETPA) using real-time efficiency and linearity measurements for optimizing ETPA design, with flexibility to accommodate different 5G signals. The use of NI AWR Design Environment™, specifically Microwave Office circuit design software and AXIEM 3D planar EM simulator, enabled the designers to significantly reduce PA optimization time without sacrificing measurement accuracy. The close correlation between simulation and measurement enabled them to perform most of the optimizing in software before physically implementing it on the board, thus reducing the number of iterations that had to be performed.

"NI AWR Design Environment enhances the designer's experience by significantly reducing optimization time," said Johana Yan, lead engineer at MaXentric. "In addition, in envelope tracking, the ability to simultaneously simulate one's design at the chip, board, and system level has become paramount in enabling next-generation wideband high-efficiency PA design.''

Where:

The complete success story is available at awrcorp.com/customer-stories/maxentric-technologies-llc.

When:

Immediately.

AWR, AXIEM, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy