MaXentric Designs and Optimizes Envelope Tracking PAs for 5G LTE Using NI AWR Software

EL SEGUNDO, Calif. – May 18, 2016 -- MaXentric Technologies, LLC, a specialty R&D firm, has developed an envelope tracking power amplifier (ETPA) using real-time efficiency and linearity measurements for optimizing ETPA design, with flexibility to accommodate different 5G signals. The use of NI AWR Design Environment™, specifically Microwave Office circuit design software and AXIEM 3D planar EM simulator, enabled the designers to significantly reduce PA optimization time without sacrificing measurement accuracy. The close correlation between simulation and measurement enabled them to perform most of the optimizing in software before physically implementing it on the board, thus reducing the number of iterations that had to be performed.

"NI AWR Design Environment enhances the designer's experience by significantly reducing optimization time," said Johana Yan, lead engineer at MaXentric. "In addition, in envelope tracking, the ability to simultaneously simulate one's design at the chip, board, and system level has become paramount in enabling next-generation wideband high-efficiency PA design.''

Where:

The complete success story is available at awrcorp.com/customer-stories/maxentric-technologies-llc.

When:

Immediately.

AWR, AXIEM, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy