Renesas Electronics Reports Financial Results for the Year Ended March 31, 2016

TOKYO — (BUSINESS WIRE) — May 11, 2016 — Renesas Electronics Corporation (TSE:6723) today announced consolidated financial results for the year ended March 31, 2016.

Summary of Consolidated Financial Results

 
  Year ended
    March 31, 2016
Billion Yen   % of Net Sales
Net sales 693.3 100.0
Sales from semiconductors 675.6
Sales from others 17.7
Operating income 103.8 15.0
Ordinary income 102.1 14.7
Net income attributable to shareholders of parent company   86.3   12.4
Capital expenditures 61.8
Depreciation and others 62.4
R&D expenses   97.4    
Yen
Exchange rate (USD) 121
Exchange rate (EUR)   133    
     
    As of March 31, 2016
Billion Yen
Total assets 849.4
Net assets 381.7
Equity Capital 379.5
Equity ratio (%) 44.7
Interest-bearing debt   244.3
Note 1:   All figures are rounded to the nearest 100 million yen.
Note 2: Capital expenditures refer to the amount of order placed for property, plant and equipment (manufacturing equipment) and intangible assets.
Note 3: Depreciation and others includes depreciation and amortization of intangible assets and amortization of long- term prepaid expenses in consolidated statements of cash flows.

Consolidated Financial Results for the Year Ended March 31, 2016

English translation from the original Japanese-language document
 
 

May 11, 2016

 
Company name

: Renesas Electronics Corporation

Stock exchanges on which the shares are listed : Tokyo Stock Exchange, First Section
Code number : 6723
URL

: http://www.renesas.com

Representative : Tetsuya Tsurumaru, Representative
Director, President and CEO
Contact person : Yoichi Kobayashi, Department Manager
Corporate Communications Dept.
Tel. +81 (0)3-6773-3002

Date of the ordinary general shareholders’ meeting (scheduled)

: June 28, 2016
Filing date of Yukashoken Hokokusho (scheduled) : June 28, 2016
 
(Amounts are rounded to the nearest million yen)
 

1 | 2 | 3 | 4 | 5 | 6 | 7  Next Page »



Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy