Leti to Present Six Papers at 2016 International Memory Workshop in Paris

Nanotechnology Research Institute also Will Host Workshop To Present Updates of its Latest Achievements in Back-end Memories 

GRENOBLE, France – April 11, 2016 – Leti, an Institute of CEA Tech, will present six papers, including an invited one on “Universal Signatures from Non-Universal Memories: Clues for the Future…”, during the 2016 International Memory Workshop, May 15-18, at the Paris Marriott Rive Gauche Hotel.

In addition, Leti will host a workshop from 6-8 p.m. on Sunday, May 15, to highlight its latest achievements in the field of back-end memories, including the new Memory Advanced Demonstrator (MAD). This test vehicle is dedicated to advanced non-volatile memories, bringing both versatility and robustness for material and interface assessment, and allowing in-depth exploration of memory performances from technology and design perspectives. The workshop will conclude with the outlook for neuromorphic architectures, from neurons to deep neural networks.

The workshop for invited guests will be at the Paris Marriott Rive Gauche Hotel and feature five short presentations, followed by a wine and cheese reception:

  • Leti, from technologies to applications, by Jean-Eric Michallet, vice president of  sales and marketing
  • Overview of memory activity in Leti, by Luca Perniola, head of the Memory Component Laboratory
  • Material screening and process capabilities, by Anne Roule, research engineer for advanced memory materials development
  • Memory design and application, from MAD to neuromorphic, by Fabien Clermidy, head of the silicon integration in the Digital Architectures Laboratory
  • Path to the future: neuromorphic architecture, by Christian Gamrat, chief scientist and CEA fellow in the field of advanced embedded computing architectures and nanocomputing at CEA List

The papers are:

Monday, May 16

  • 10:20 a.m. (Session 1) - Invited paper by Luca Perniola, Leti, “Universal Signatures from Non-Universal Memories: Clues for the Future…”
  • 2:25 p.m. (Session 2) - M. Azzaz, STMicroelectronics/Leti, "Endurance/Retention Trade Off in HfOx and TaOx Based RRAM"
  • 2:50 pm (Session 2) - G. Piccolboni, Leti, “Vertical CBRAM (V-CBRAM): From Experimental Data to Design Perspectives”

Tuesday, May 17

  • 10:55 a.m. (Session 4) - G. Navarro, Leti, “N-doping Impact in Optimized Ge-rich Materials Based Phase-Change Memory”
  • 11:20 a.m. (Session 4) - N. Castellani, Leti, “Comparative Analysis of Program/Read Disturb Robustness for GeSbTe-Based Phase-Change Memory Devices”
  • 11:45 am (Session 4) - J. Kluge, STMicroelectronics/Leti, “High Operating Temperature Reliability of Optimized Ge-rich GST Wall PCM Devices”

Gabriel Molas of Leti is finance chair for the 2016 International Memory Workshop.

Register here for the Leti workshop.

About Leti (France)

As one of three advanced-research institutes within CEA Tech, Leti serves as a bridge between basic research and production of micro- and nanotechnologies that improve the lives of people around the world. It is committed to creating innovation and transferring it to industry. Backed by its portfolio of 2,800 patents, Leti partners with large industrials, SMEs and startups to tailor advanced solutions that strengthen their competitive positions. It has launched 59 startups. Its 8,500m² of new-generation cleanroom space feature 200mm and 300mm wafer processing of micro and nano solutions for applications ranging from space to smart devices. With a staff of more than 1,900, Leti is based in Grenoble, France, and has offices in Silicon Valley, Calif., and Tokyo. Follow us on www.leti.fr and @CEA_Leti.

Press Contact:
Sarah-Lyle Dampoux
06 74 93 23 47
Email Contact  



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise