DINI Group announces full integration with EXOSTIVTM FPGA Debug Solution

DINI Group announces successful integration of the EXOSTIVTM FPGA Debug Solution with our Xilinx UltraScale and Virtex-7 series of ASIC Prototyping Products. The EXOSTIVTM solution enables FPGA debug at very high data rates into a large external memory (up to 8GB).

“We solved a difficult network test fixture bug using the bright orange EXOSTIVTM box, proving the value of the EXOSTIVTM solution,” said Mike DINI, president of DINI Group. “Our live TOE_IoT demonstration was crashing after 20 seconds of continuous operation. ChipScope Pro ILA and other debug solutions weren’t providing nearly enough memory depth. Network capture boards, which cannot handle 10GbE at >90% bandwidth were dropping packets. This lack of visibility made the debug process significantly more complicated, bordering on impossible. The EXOSTIVTM solution gave us deep debug memory depth at full bandwidth. We were able, in short order, to find and fix the Verilog bug in the test fixture.”

No custom hardware interfaces were required since the EXOSTIVTM box cables directly to SFP/QSFP sockets, which are native to DINI Group’s Virtex-7 and UltraScale products. The tools were easy to use and intuitive. The logic added internally to the FPGA by the EXOSTIVTM tools was minimally invasive and did not affect the timing of the design.

DINI Group is an established leader in large, FPGA-based boards, critical IP, and systems. DINI Group FPGA boards are used in large quantities for ASIC and SOC prototyping, low-latency trading, and high performance computing. From their corporate campus in La Jolla, California, DINI Group employees have supplied over fourteen billion ASIC gates.

Exostiv Labs ( www.exostivlabs.com) is a division of Byte Paradigm sprl, a company incorporated in Belgium. Exostiv Labs is a trade name of Byte Paradigm sprl for solutions dedicated to FPGA and Programmable Logic.



Contact:

Mike Dini
President La Jolla,CA
858-454-3419




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise