Analog Devices’ Low Dropout Regulators Enable Cleaner and Faster Communications

NORWOOD, Mass. — (BUSINESS WIRE) — March 16, 2016Analog Devices, Inc. today announced two series of low dropout regulators (LDOs) offering ultra-low noise performance that eliminate unwanted system noise and improve receiver, transmitter, and audio quality. Target applications for the ADP176x and ADP715x LDOs include wireless base stations, wired communications, industrial instrumentation, high-end audio equipment, and medical devices. The new LDOs enable cleaner power rails, faster transient response, and higher power supply rejection ratio (PSRR) in noise-sensitive precision analog and RF applications, particularly when higher data rates are involved.

This Smart News Release features multimedia. View the full release here: http://www.businesswire.com/news/home/20160316005007/en/

Analog Devices' Low Dropout Regulators Enable Cleaner and Faster Communication (Photo: Business Wire ...

Analog Devices' Low Dropout Regulators Enable Cleaner and Faster Communication (Photo: Business Wire)

Higher data rates in many applications are driving the need for cleaner power rails to run sensitive semiconductor devices. The issues intensify as speeds increase and geometries drop from 65nm to 28nm and beyond. The ADP176x and ADP715x LDOs support a growing set of noise-sensitive applications including RF transceivers, voltage-controlled oscillators, phase-locked-loop synthesizers, clocks, and high-speed A/D and D/A converters. The new LDOs also reduce PCB size and cost by eliminating the need for additional passive components including extra external filters and bypass capacitors.

The ADP176x and ADP715x LDOs offer excellent noise and PSRR performance. The ADP176x series delivers up to 3A of output current and operates across an output voltage range of 0.5V to 1.5V. This combination of lower voltage output operation addresses the high-current core rail requirements in many emerging applications. The ADP715x series supports an output range of 1.2V to 3.3V and delivers industry leading noise performance of 1.6 µVrms from 10 Hz to 100 kHz while expanding the LDO output current range for this ultra-low sub-2 µVrms (100 Hz to 100 kHz) from noise up to 2A maximum. This combination of ultra-low noise and higher PSRR performance set new benchmarks for higher LDO power levels.

Pricing and Availability

                               
Product     Output Voltage Range     Sample Availability     Full Production     Price Each Per 1,000     Packaging

ADP1761
ADP1762
ADP1763

    0.5V to 1.5V     Now     April 2016    

ADP1761 $3.09
ADP1762 $3.49
ADP1763 $3.99

   

3x3mm
16-lead LFCSP

 

ADP7156
ADP7157
ADP7158
ADP7159

    1.2V to 3.3V     Now     April 2016    

ADP7156 $2.69
ADP7157 $2.69
ADP7158 $3.05
ADP7159 $3.05

   

3x3mm 10-lead
LFCSP

ADP7156
ADP7157
ADP7158
ADP7159

    1.2V to 3.3V     Now     April 2016    

ADP7156 $2.69
ADP7157 $2.69
ADP7158 $3.05
ADP7159 $3.05

    8-lead SOIC
                   

1 | 2  Next Page »



Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise